

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

Low Power Pass Transistor Logic Flip Flop

CH. Vijayalakshmi¹, S. Vijayalakshmi², M. Vijayalakshmi³

Assistant professor, Dept. of ECE, St.Martin's Engineering College, Secunderabad, Andhrapradesh, India¹

Assistant professor, Dept. of ECE, St.Martin's Engineering College, Secunderabad, Andhrapradesh, India²

Associate professor, Dept. of ECE, St.Martin's Engineering College, Secunderabad, Andhrapradesh, India³

ABSTRACT: In this brief, a low-power flip-flop (FF) design PTLFF: Pass Transistor Logic Flip Flop is presented. The pro-posed design successfully adopts two measures to overcome the problems associated with existing P-FF designs. The first one is reducing the number of nMOS transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when input data is "1." long discharging path problem in conventional explicit type pulse-triggered FF (P-FF) designs and achieves better speed and power performance. Based on post-layout simulation results using TSMC CMOS 90-nm technology, the proposed design outperforms the conventional P-FF design by using only 17 transistors. The average power delay is reduced to 3.57 μ W.

KEYWORDS: Flip-flop (FF), low power, pulse-triggered.

I. INTRODUCTION

Flip-flops (FFs) are the basic storage elements used extensively in all kinds of digital designs. In particular, digital designs now a-days often adopt intensive pipelining techniques and employ many FF-rich modules such as register file, shift register, and first in-first out. It is also estimated that the power consumption of the clock system, which consists of clock distribution networks and storage elements, is as high as 50% of the total system power. FFs thus contribute a significant portion of the chip area and power consumption to the overall system design [1], [2].

Pulse-triggered FF (P-FF), because of its single-latch structure, is more popular than the conventional transmission gate (TG) and master–slave based FFs in high-speed applications. Besides the speed advantage, its circuit simplicity lowers the power consumption of the clock tree system. A P-FF consists of a pulse generator for strobe signals and a latch for data storage. If the triggering pulses are sufficiently narrow, the latch acts like an edge-triggered FF. Since only one latch, as opposed to two in the conventional master–slave configuration, is needed, a P-FF is simpler in circuit complexity. This leads to a higher toggle rate for high-speed operations [3]–[8]. P-FFs also allow time borrowing across clock cycle boundaries and feature a zero or even negative setup time. Despite these advantages, pulse generation circuitry requires delicate pulse width control to cope with possible variations in process technology and signal distribution network. In [9], a statistical design framework is developed to take these factors into account. To obtain balanced performance among power, delay, and area, design space exploration is also a widely used technique [10]–[13].

The proposed design, as shown in Fig. 2.2, adopts two measures to overcome the problems associated with existing P-FF designs. The first one is reducing the number of nMOS transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when input data is "1." Refer to Fig. 2.2, As opposed to the transistor stacking design in Fig.2.1(a),(b),(c),(d) and (e), this PFF design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)-based AND gate to control the discharge of transistor N1. Since the two

inputs to the AND logic are mostly complementary (except during the transition edges of the clock), the output node Z is kept at zero most of the time. When both input signals equal to "0" (during the falling edges of the clock), temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N2 and N3 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N1 by a time span defined by the delay inverter I1. The switching power at nodeZ can be reduced due to a diminished voltage swing. Unlike the MHLLF design , where the discharge control signal is driven by a single transistor, parallel conduction of two nMOS transistors



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

(N2 and N3) speeds up the operations of pulse generation. With this design measure, the number of stacked transistors along the discharging path is reduced and the sizes of transistors N1-N3 can be reduced also. II. CONVENTIONAL P-FF DESIGNS

PF-FFs, in terms of pulse generation, can be classified as an implicit or an explicit type. In an implicit type P-FF, the pulse generator is part of the latch design and no explicit pulse signals are generated. In an explicit type P-FF, the pulse generator and the latch are separate . Without generating pulse signals explicitly, implicit type P-FFs is in general more power-economical. However, they suffer from a longer discharging path, which leads to inferior timing characteristics. Explicit pulse generation, on the contrary, incurs more power consumption but the logic separation from the latch design gives the FF design a unique speed advantage. Its power consumption and the circuit complexity can be effectively reduced if one pulse generator is shares a group of FFs (e.g., an *n*-bit register). In this brief, we will thus focus on the explicit type P-FF designs only.

2.1(a).EP-DCO: explicit -Data closed to output Flip-Flop



Fig.2.1(a) EP-DCO

To provide a comparison, some existing P-FF designs are reviewed first. Fig. 2.1(a) shows a classic explicit P-FF design, named data-closet- to- output (ep-DCO). It contains a NAND-logic-based pulse generator and a semidynamic true-single-phase-clock (TSPC) structured latch design. In this P-FF design, inverters I3 and I4 are used to latch data, and inverters I1 and I2 are used to hold the internal node X. The pulse width is determined by the delay of three inverters. This design suffers from a serious drawback, i.e., the internal node X is discharged on every rising edge of the clock in spite of the presence of a static input "1." This gives rise to large switching power dissipation. To overcome this problem, many remedial measures such as conditional capture, conditional precharge, conditional discharge, and conditional pulse enhancement scheme have been proposed.

2.1.(b)CDFF: conditional discharged Flip- Flop



Fig.2.1(b)CDFF

Fig. 2.1(b) shows a conditional discharged (CD) technique .An extra nMOS transistor MN3 controlled by the output signal Q_fdbk is employed so that no discharge occurs if the input data remains "1." In addition, the keeper logic for the internal node X is simplified and consists of an inverter plus a pull-up pMOS transistor only.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

2.1.(c).SCDFF: Static- conditional discharged Flip-Flop



Fig.2.1(c) SCDFF

Fig. 2.1(c) shows a similar P-FF design (SCDFF) using a static conditional discharge technique . It differs from the CDFF design in using a static latch structure. Node X is thus exempted from periodical precharges. It exhibits a longer data-to-Q (D-to-Q) delay than the CDFF design. Both designs face a worst case delay caused by a discharging path consisting of three stacked transistors, i.e., MN1–MN3. To overcome this delay for better speed performance, a powerful pull-down circuitry is needed, which causes extra layout area and power consumption. The modified hybrid latch flip-flop (MHLFF).

2.1.(d).MHLFF: Modified hybrid latch flip flop

Fig. 2.1(d) also uses a static latch. The keeper logic at node X is removed. A weak pull-up transistor MP1 controlled by the output signal Q maintains the level of node X when Q equals 0. Despite its circuit simplicity, the MHLFF design encounters two drawbacks. First, since node X is not predischarged, a prolonged 0 to 1 delay is expected. The delay deteriorates further, because a level-degraded clock pulse (deviated by one VT) is applied to the discharging transistor MN3. Second, node X becomes floating in certain cases and its value may drift causing extra dc power.



Fig.2.1(d) MHLFF

2.1.(e) TSPCFF: True-single-phase-clock Flip Flop



Fig.2.1(e)TSPCFF



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

A weak pull-up pMOS transistor MP1 with gate connected to the ground is used in the first stage of the TSPC latch. This gives rise to a pseudo-nMOS logic style design, and the charge keeper circuit for the internal node *X* can be saved. In addition to the circuit simplicity, this approach also reduces the load capacitance of node *X*. Second, a pass transistor MNx controlled by the pulse clock is included so that input data can drive node Q of the latch directly (the signal feed-through scheme). Along with the pull-up transistor MP2 at the second stage inverter of the TSPC latch, this extra passage facilitates auxiliary signal driving from the input source to node Q. The node level can thus be quickly pulled up to shorten the data transition delay. Third, the pull-down network of the second stage inverter is completely removed. Instead, the newly employed pass transistor MNx provides a discharging path. The role played by MNx is thus twofold, i.e., providing extra driving to node Q during 0 to 1 data transitions, and discharging node Q during "1" to "0" data transitions. Compared with the latch structure used in SCDFF design, the circuit savings of the proposed design include a charge keeper (two inverters), a pull-down network (two nMOS transistors), and a control inverter. The only extra component introduced is an nMOS pass transistor to support signal feedthrough. This scheme actually improves the "0" to "1" delay and thus reduces the disparity between the rise time and the fall time delays.

2.2 Proposed P-FF design: PTLFF: Pass Transistor Logic Flip Flop



Fig.2.2 proposed P-FF design

The proposed design, as shown in Fig. 2.2, adopts two measures to overcome the problems associated with existing P-FF designs. The first one is reducing the number of nMOS transistors stacked in the discharging path. The second one is supporting a mechanism to conditionally enhance the pull down strength when input data is "1." Refer to Fig. 2.2, As opposed to the transistor stacking design in Fig.2.1(a),(b),(c),(d) and (e), this PFF design discharging path using PTL. Transistor N2, in conjunction with an additional transistor N3, forms a two-input pass transistor logic (PTL)-based AND gate to control the discharge of transistor N1. Since the two inputs to the AND logic are mostly complementary (except during the transition edges of the clock), the output node Z is kept at zero most of the time. When both input signals equal to "0" (during the falling edges of the clock),temporary floating at node Z is basically harmless. At the rising edges of the clock, both transistors N2 and N3 are turned on and collaborate to pass a weak logic high to node Z, which then turns on transistor N1 by a time span defined by the delay inverter I1. The switching power at nodeZ can be reduced due to a diminished voltage swing. Unlike the MHLLF design , where the discharge control signal is driven by a single transistor, parallel conduction of two nMOS transistors (N2 and N3) speeds up the operations of pulse generation. With this design measure, the number of stacked transistors along the discharging path is reduced and the sizes of transistors N1-N3 can be reduced also.

In this design, the longest discharging path is formed when input data is "1" while the Qbar output is "1." It steps in when node X is discharged V_{TP} below the V_{DD} . This provides additional boost to node Z (from $V_{DD}-V_{TH}$ to V_{DD}). The generated pulse is taller, which enhances the pull-down strength of transistor N1.

After the rising edge of the clock, the delay inverter II drives node Z back to zero through transistor N3 to shut down the discharging path.. This means to create a pulse with sufficient width for correct data capturing, a bulky delay inverter design, which constitutes most of the power consumption in pulse generation logic, is no longer needed. It should be noted that this conditional pulse enhancement technique takes effects only when the FF output Q is subject to a data change from 0 to 1. The leads to a better power performance than those schemes using an indiscriminate pulse width enhancement approach. Another benefit of this conditional pulse enhancement scheme is the reduction in leakage power due to shrunken transistors in the critical discharging path and in the delay inverter.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

III.SCHEMATIC CIRCUITS AND LAYOUTS

3.1.Conventional P-FF designs:

3.1(a)EP-DCO: explicit -Data closed to output Flip-Flop







Fig .3(b) EP-DCO layout using in Microwind tool

3.1(b)SCDFF: Static- conditional discharged Flip-Flop



Fig. 3(c) – SCDFF Schematic using In Tanner Tool.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014



Fig.3(d) SCDFF layout using in Microwind tool

3.1(c)CDFF: conditional discharged Flip- Flop



Fig. 3(e) CDFF Schematic using In Tanner Tool.



Fig .3(f) CDFF layout using in Microwind tool



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

3.1(d).MHLFF: Modified hybrid latch flip flop



Fig. 3(g) MHLFF Schematic using In Tanner Tool.



Fig 3(h) MHLFF layout using in Microwind tool

3.1(e).TSPCFF: True-single-phase-clock Flip Flop.



Fig. 3(i) TSPCFF Schematic using In Tanner Tool.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014



Fig 3(j) TSPCFF layout using in Microwind tool

3.2. Proposed:

3.2.(a)PTLFF: Pass Transistor Logic Flip Flop



Fig .3.2(a) PTLFF Schematic using In Tanner Tool.



Fig 3.2(b) PTLFF layout using in Microwind tool



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

IV.RESULTS

SIMULATION OUTPUTS:

The simulation results of above designs are shown below in the Fig. 4(a) to Fig. 4(l). A simulation window appears with inputs and output. The power consumption is also shown on the right bottom portion of the window. If you are unable to meet the specifications of the circuit change the transistor sizes. Generate the layout again and run the simulations till you achieve your target delays. Depending on the input sequences assigned at the input the output is observed in the simulation.

To demonstrate post layout simulations on various P-FF designs were conducted to obtain their performance figures. These designs include the 6 P-FF designs shown in Fig. 3.1(b)EP-DCO, Fig. 3.1(d) SCDFF, Fig. 3.1(f)CDFF,3.1(h)MHLFF,3.2(b) to the correctness of data capturing as well as the power consumption. All designs are further optimized subject to the tradeoffs between power and D-to-Q delay.

EP-DCO:



Figure 4(b) Power consumed by EP-DCO using in Microwind tool in 90nm.

SCDFF:

-Edit Waveform Viewer - (C-Users/newUkppData/Local/Temp/acdHout)				
File Edit View Chart Options Window Help				
	[61]]4 [22 ≤ 1 ≥ 1]			
			60	
	Tree (ra)			
				w(DADA)
	Time (ta)			
	sold.			
	Tona (na)		80	at 100
	0.07			
		1		
4 N N	e0 True (ref	60 10	60	100
	Box.			
				825.
6	47 50	60 79	63	10 130
	Arrest Mas			
22.2			7	erGBr
14.2				
0.0-4 0 10 10 10 10	40 80	80 79	40	80 630
	Time (ta)			
(p. press #1				14(0.4
	(A) (A) (A)			III.

Figure 4(c)Simulation output SCDFF using Tanner Tool.



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 5, May 2014



Figure 4 (d) Power consumed by SCDFF using in Microwind tool in 90nm.

CDFF:

Edit	Wereform	Wever -	(C3Users	inew/AppDe	ete/Loce?	Temp/CDff	NEW.out)												(and one li
ie	Edit Viev	er Chert	Option	o Window	Help														
ا 📽	، 🖬 🖏	8 GB	¥ Ra	8 1 1	8 🔒	😫 🖙 🕯	1월 8	K 📑 📶	**	24 11 1	• 📓 🥏								
	2.0																		
	15-0																		
	0.0 .4	0		10		20		30		e	80		80	70		80	 0	100	
_											Time (N)						 		
	14 12	_			_			_			- contraction		_		_			l viz	45N
	10-2				1														
	05-1																		
	0.0	0		. 93		20		30		•	00		80	. 10		83	 • • • •	100	
_											Time (rod						 		
	15-6																		
	1.0-0	1						1					1						
	0.5-	- Y -											0				U.		
	0.0 -4	0		- 13 -		2		20		e .			-	10		10	 · · · ·	100	
_											Time (red.								
	12.00										CLOHIEW								
	1.0-2	6											- N		- 11		0	100	
	0.8 -0				- 11														
	0.0	0		. 10		20		30		e	60		00	. 10		83	 0	100	
_											Time (10)								
					_						COFFNEW								
	10-2	1						1					1				1	100	
	0.5 -	1			1			1					1		- 1		1		
	0.0 -1	0		- 10	-			8		4			-	10		- 65	 (····	100	
											Time (NO								
	10-1	1															1	100	<u>.</u>
	05-																		
	0.0 .4	0												-		47	 	100	
											Time (rel								
P	Hence F1																	1	NUM
	-						-	8 are 1	AL I	2	71 1	-						1	
		0					2	14		100		2.00							

Figure 4(e)-Simulation output CDFF using Tanner Tool.



Figure 4(f)-Power consumed by CDFF using in Microwind tool in 90nm.

MHLFF:

	 . н		 Taxa Dati	-	11			106
								-Deter
	 м	-	 Tree Inc.	-			*	
	1			1				12
:• /	 	-	 	-			-	100
20	1		-			1	1	1:28
	 		 	-			-	
	-		 and a second					1 and 1
		1		1			1	and a
	 		 Time (m)	2	4			
	1		1			(



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

Figure 4(g)-Simulation output MHLFF using Tanner Tool.



Figure 4 (h)Power consumed by MHLFF using in Microwind tool in 90nm.

TSPCFF:

And the second of the second s	A THE R P CHARTER OF CALL OF CALL					
File Edit View Chart Optices Weslew	Help					
📽 🖏 📾 📾 🗼 🖦 🖄 🚍 🗃		1 III III III 🖉 🥏				
		per s				
14 a 13 a 03 a 03 a						
		and a second				
						(12)
64 AL 6	20	40 50 Time (m)			N	100
Star V.			1.0		17	100
12	V		<u> </u>		V	
		Tere me				
11.00						
10-00-0	1 1					100
a 10	20 20	-0 ID	60		8	-
		pite .				
18-						risk)
0.9	20 30	40 50		24	80	900
		Time (m)				
23 1	-	-				1:078
18.0						
	20 30	NO SO	00		N	100
Ma. arms F1						NUM
						1.20 Pb
						4/4/2054

Figure 4(i)Simulation outputTSPCFF using Tanner Tool.



Figure 4 (j)Power consumed by TSPCFF using in Microwind tool in 90nm.

PTLFF:

					Call					
	0.5									
		 10	 8		Town lots			10	80	100
_					Call					
	101									<u>v:24%</u>
		 20	20	-	SC.	10	10	8	80	100
-		 	 		Ce#1					
	10 10					Γ				<u>19</u>
		 25	20		10		10	8	50	100
					Cell					
	10				1					1000
		 20	10		AD Time her				10	100
_					Call					
	9-0 1-0 0-0			<u></u>	1					
		 	*		704.741					500
	10.00				6481		_			
	121	-								
		20							90	100

Figure 4(k)Simulation output PTLFF using Tanner Tool.



(An ISO 3297: 2007 Certified Organization)



Vol. 3, Issue 5, May 2014



Table 1. Comparison of various P-FF designs

P-FF (Pulse Trigger Flip Flop)	EP-DCO	SCDFF	CDFF	MHLFF	TSPCFF	Proposed PTLFF
No. of transistors	28	31	30	19	24	17
Area µm ² UMC CMOS-90nm	159.3	174	173.4	128.4	163.2	117.6
Avg. Power (µW) Using UMC CMOS-90nm Technology.(µW).	9.42	9.61	9.37	9.27	7.57	3.57
Delay(ps)	1530	711.69	853.8	615	520	508

V.CONCLUSION

In this Paper, the various Flip flop design like, EP-DCO, MHLLF, SCDFF, CDFF, TSPC based P-FF & Proposed NEW P-FF are discussed. The Pass Transistor logic Flip Flop (PTLFF) design by employing two new design measures. The first one successfully reduces the number of transistors stacked along the discharging path by incorporating a PTL-based AND logic. The second one supports conditional enhancement to the height and width of the discharging pulse so that the size of the transistors in the pulse generation circuit can be kept minimum. These were been also designed in Tanner Tool& Micro wind Tool those result waveforms are also discussed. The comparison table also added to verify the designed methods using UMC CMOS 90-nm technology. With these all results Proposed PTLFF performed speed or power better than EP-DCO, MHLLF, SCDFF, CDFF and TSPCFF designs.

REFERENCES

- [1] H. Kawaguchi and T. Sakurai, "A reduced clock-swing flip-flop (RCSFF) for 63% power reduction," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 807–811, May 1998.
- [2] K. Chen, "A 77% energy saving 22-transistor single phase clocking Dflip-flop with adoptive-coupling configuration in 40 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Nov. 2011, pp. 338–339.
- [3] E. Consoli, M. Alioto, G. Palumbo, and J. Rabaey, "Conditional pushpull pulsed latch with 726 fJops energy delay product in 65 nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2012, pp. 482–483.
- [4] H. Partovi, R. Burd, U. Salim, F.Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 1996, pp. 138–139.

[6] V. Stojanovic and V. Oklobdzija, "Comparative analysis of masterslave latches and flip-flops for high-performance and low-power systems," *IEEE J. Solid-State Circuits*, vol. 34, no. 4, pp. 536–548, Apr. 1999.

^[5] F. Klass, C. Amir, A. Das, K. Aingaran, C. Truong, R. Wang, A. Mehta, R. Heald, and G. Yee, "A new family of semi-dynamic and dynamic flipflops with embedded logic for high-performance processors," *IEEE J. Solid-State Circuits*, vol. 34, no. 5, pp. 712–716, May 1999.

^[7] J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors," in *Proc. ISPLED*, 2001, pp. 207–212.

^[8] S. D. Naffziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T. J.Sullivan, and T. Grutkowski, "The implementation of the Itanium 2 microprocessor," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp. 1448–1460, Nov. 2002.

^[9] S. Sadrossadat, H. Mostafa, and M. Anis, "Statistical design framework of sub-micron flip-flop circuits considering die-to-die and within-die variations," *IEEE Trans. Semicond. Manuf.*, vol. 24, no. 2, pp. 69–79, Feb. 2011.

^[10] M. Alioto, E. Consoli, and G. Palumbo, "General strategies to design nanometer flip-flops in the energy-delay space," *IEEE Trans. Circuits Syst.*, vol. 57, no. 7, pp. 1583–1596, Jul. 2010.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

[11] M. Alioto, E. Consoli, and G. Palumbo, "Flip-flop energy/performance versus Clock Slope and impact on the clock network design," IEEE Trans. Circuits Syst., vol. 57, no. 6, pp. 1273-1286, Jun. 2010.

[12] M. Alioto, E. Consoli, and G. Palumbo, "Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part I methodology and design strategies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 5, pp. 725-736, May 2011.

[13] M. Alioto, E. Consoli and G. Palumbo, "Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part II results and figures of merit," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 5, pp. 737-750, May 2011.

[14] B. Kong, S. Kim, and Y. Jun, "Conditional-capture flip-flop for statistical power reduction," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1263-1271, Aug. 2001.

[15] N. Nedovic, M. Aleksic, and V. G. Oklobdzija, "Conditional precharge techniques for power-efficient dual-edge clocking," in Proc. Int. Symp. Low-Power Electron. Design, Aug. 2002, pp. 56-59.

[16] P. Zhao, T. Darwish, and M. Bayoumi, "High-performance and low power conditional discharge flip-flop," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 477-484.



BIOGRAPHY

CH.vijayalakshmi received the Electronics Engineering P.G degree from JNTU, KAKINADA in 2012.Since 2008, She has been working as assistant professor in the department of electronics and communication engineering for TECA, ANUMARLAPUDI, GUNTUR DISTRICT , ANDHRAPRADESH, INDIA. She is currently with st.martin's engineering college,dhulapally,secunderabad,India



S.Vijayalakshmi received the BE degree in Electronics and Communication Engineering from Coimbatore Institute of Engineering and Information Technology, CBE, in 2009, the ME(VLSI Design) from Karpagam College of Engineering, CBE, in 2011. She has published three international Journal ,she has presented three international conference and two national conference. She

has worked two years in Bannarianman Institute of Technology, Sathyamangalam-Tamilnadu and one year worked in St. Martin's Engineering College-Secunderabad.

Correspondence Author:viji_ciet58@yahoo.co.in

St.Martin's Engineering College, Secunderabad.

M.Vijaya Lakshmi received the degree in Electronics & Communication Engineering from GPREC, Kurnool in 2000, Masters in Electronics & Communication Engineering from JNTU, Hyderabad in 2009. Presently, she is working as Associate Professor in ECE department in

