



DUTY CYCLE CORRECTOR WITH SAR FOR DDR DRAM APPLICATION

M.Ragavan¹, K.Suganthi²

PG Student [VLSI design], Dept. of ECE, SRM University, Kattankulathur, Tamilnadu, India¹

Assistant professor, Dept. of ECE, SRM University, Kattankulathur, Tamilnadu, India²

ABSTRACT: Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18- μ m CMOS process. Here, Adjuster circuit delay line is being modified for low frequency. The main objective of this paper is to achieve fast duty correction. The state-of-the-art DDR DRAM is proposed where a mixed mode DCC. The circuit uses a digital feedback of SAR design process and performance analysis is presented in the paper. The proposed technique will reduce power consumption and speed gets improved in CMOS technology. The entire work can be done by using CADENCE Virtuoso.

Keywords: Double Data Rate(DDR), Duty Cycle Corrector(DCC), Successive Approximation Register(SAR).

I.INTRODUCTION

For many high-speed systems such as double data rate (DDR) DRAM, double sampling analog-to-digital converter (ADC) and half rate clock data recovery (CDR), both negative and positive transition edges of a clock are utilized to double the data rate. In such applications, the clock duty-cycle should be close to 50%. Duty-cycle correctors (DCCs) are widely used to adjust the clock duty-cycle to 50%. Since improving the speed of computer systems demands low-power high-speed memory such as DDR3 and DDR4 DRAMs. A lot of effort has been devoted to achieve low-power DCCs with better duty-cycle accuracy, wider duty-correction range and short duty-correction time. The non-feedback digital DCCs have the advantage of fast duty-correction and low-power operation. A lot of effort [1]–[10] has been devoted to achieve low-power high performance DCCs with better duty-cycle accuracy, wider duty-correction range and short duty-correction time. The mixed mode digital feedback using a high speed transition by 7 to 14 cycle. But its needed complex circuit to design to achieve this performance [1].

Conventional DCCs can be classified into non-feedback and feedback DCCs. The non-feedback digital DCCs [2]–[4] have the advantage of fast duty-correction and low-power operation. However, the DCCs utilizing interpolation have speed limitations on the maximum operation frequency [2], [3] and the open-loop characteristic cannot track the process, voltage and temperature (PVT) variations. In general, it needs complex calibration and trimming circuitry for compensating PVT variations, which increases the area overhead. The analog-feedback DCCs usually adopt the negative feedback scheme. Since charge pumps [5] or integrators [6] are used to provide the feedback, the analog DCCs can achieve higher duty cycle accuracy. However, the analog-feedback leads to long duty-correction time. Moreover, it requires extremely complex designs to maintain stable operation. In addition, in the DRAM applications with the power-down mode, in order to keep the correction information during the power-down mode, the DCC control has to be digitally controllable. All digital-feedback DCCs [7], [8] can recover the 50% duty-cycle within the very short duty-correction time. However, DCCs adopt complicated duty-cycle detector structures such as a time-to-digital converter (TDC)-based detector [7], which increases the cost of hardware implementation and the performance of TDC such as the linearity can degrade the entire DCC performance. Other mixed-mode digital-feedback DCCs contain the duty-cycle detector with the simple analog circuits of amplifier [9] or integrator and comparator [10]. However, these DCCs suffer from long duty-correction time.

In this brief, in order to achieve fast duty-correction with small chip area and low-power consumption, a mixed-mode DCC circuit using a digital-feedback by the successive approximation register (SAR) controller to support the power-down mode of the state-of-the-art DDR DRAMs is proposed. This brief is organized as follows. In Section II, the architecture and operation of the general SAR-DCC circuit are described and also, the effectiveness of first exploiting the SAR controller in the DCC circuit is discussed, describes details of the implemented circuit. Section III shows the experimental results of the proposed circuit. Finally, the brief is concluded in Section IV.




Fig 1. Block diagram of SAR DCC[1].

II.GENERAL SAR - DCC

Fig. 1 shows the block diagram of the proposed SAR-DCC circuit, which consists of a duty-cycle detector, a duty-cycle adjuster, its controller and an output buffer[1]. A successive approximation ADC is a type of analog-to-digital converter that converts a continuous analog waveform into a discrete digital representation via a binary search through all possible quantization levels before finally converging upon a digital output for each conversion. The exploited SAR controller, which adopts the binary search algorithm, controls the duty-cycle adjuster to correct the clock duty-cycle by 50%. The duty-cycle detector in this brief just checks whether or not the positive duty-rate DOUT is bigger than 50%. It can be called “a duty-rate comparator”[1]. When the signal Start goes to HIGH, the duty-cycle correction begins with initializing the control signals of the duty-cycle adjuster. All bits of the SAR control word Ctrl are set to LOW. The duty-rate comparing bit Sign of the input clock . CLKIN is determined by the signal Comp, which is the output signal of the duty -cycle detector in the case of no duty-cycle correction of CLKIN[1].

A. Binary Search Algorithm

A binary search or half-interval search algorithm finds the position of a specified value within a sorted array. In each step, the algorithm compares the input key value with the key value of the middle element of the array. If the keys match, then a matching element has been found so its index, or position, is returned. Otherwise, if the sought key is less than the middle element's key, then the algorithm repeats its action on the sub-array to the left of the middle element or, if the input key is greater, on the sub-array to the right. If the remaining array to be searched is reduced to zero, then the key cannot be found in the array and a special "Not found" indication is returned. A binary search halves the number of items to check with each iteration, so locating an item (or determining its absence) takes logarithmic time.

B.Duty Cycle Detector

The duty-cycle detector of the duty-rate comparator comprises an analog amplifier of the logic amplifier, SR latch and inverter buffers . The first folded preamplifier converts the differential clock signals into differential current signals and amplifies the current difference, which is integrated into the capacitors C1 and C2 .




Fig 2. Circuit diagram of Duty cycle Detector[1]



The second differential latch amplifies the integrated voltage difference to a full swing digital signal. Since the duty-rate comparator operates at high speed, the first stage of the preamplifier requires wide bandwidth. In this work, the first stage is designed with consideration of the tradeoff between gain and bandwidth. Also, the bias voltages are externally calibrated in order to reduce the mismatch of the integrated current and offset of the latch over the process variation. Fig. 5(b) shows the operation principle of the duty-rate comparator. The comparator in this work evaluates and determines the duty rate at the falling edge of the divided-by-2 clock CLK_2X for the reset phase of the equalization function, which doubles the duty-cycle correction from 7 to 14 cycles [1].

C. Duty Cycle Adjuster

The DDR DRAMs require wide operation frequency range with digitally controllable duty-cycle adjuster for the power-down mode. Adopting the phase mixer as a duty-cycle adjuster can achieve better duty-correction resolution. However, it is hard to achieve the wide operation frequency range. In this work, we adopted digitally programmable delay lines the proposed duty-cycle adjuster. The adjuster consists of a variable falling edge generator with 6-bit programmable delay lines [4],[8] and [10] fixed rising edge generator with dummy delay lines, latch, and MUX. The falling edge generator performs the duty-rate adjustment with the non-inverted or inverted signal of the input clock by MUX selection and 6-bit control signals of the programmable delay line [1].




Fig .3 Circuit diagram of Duty Cycle Adjuster[1]

The previous delay-line based duty-cycle adjuster circuits use falling edge generators [10] or both rising and falling edge generators [4],[8] for the duty-rate adjustment. Since a lower frequency operation is also required in DDR DRAM applications, the delay lines of the previous correction circuits are increased. In the case of the conventional dual-edge is used in this circuits, the required minimum amount of the delay line is the period of the lowest operation frequency for the full correction range of 50%. In order to reduce delay lines, we use only a falling edge generator with the input-inversion 2x1 MUX for duty-rate adjustment. While the conventional circuits without the signal inversion require at least 128 delay cells for the required correction range of this work, the length of the delay cells in our adjuster is 64.




Fig 4. Circuit diagram of modified delay line.



At the first period of the duty-correction, there is no duty-rate change for the Sign determination of the input clock duty-cycle. The Sign lets the non-inverted clock input or the inverted one through as a clock input of duty-cycle adjuster. It cannot guarantee the fixed-delay rising-edge (or falling-edge) clock. However, fig 4. shows the clock input with the selectable edge comparison of the falling edge is comprised in the combination of D-Flip flops and AND gates as a clock generator, the Sign information can be provided to D-flip flop, which can be used as the synchronization information of the delay line. The main drawback of this adjuster may be that the DLL requires a specially designed phase detector that selectively compares the rising and falling edges according to the control signal Sign from the DCC, which results in a complicated DLL design.

D. SAR Controller

6-bit SAR block diagram with an additional Signregister, which uses the binary search algorithm for selecting the inputs. The SAR determines the value of each bit of the control word *Signand Ctrl* according to the sequential binary search based on the output of the duty-rate comparator *Comp*. The modified start circuit with the

divided-by-2 clock *CLK_2X*, start signal. After the duty-cycle correction of the LSB determination in the SAR registers, this SAR circuit gives the information *End* of the correction finish, which goes to HIGH after determining. The digitally stored data in SAR can support the power-down mode for the DDR DRAMs.




Fig 5. 1 bit SAR Controller[13]




Fig 6. 6 bit SAR Controller[13]

The n-bit control word from the up/down counter determines whether the input clock goes through the delay stage or just passes it. The principle of operation is similar to that case in a RDLL except that the n-bit up/down counter counts up or down to control the delay line. Compared with the RDLL, if 64 delay stages are required in a RDLL, only 6 delay stages are required in a CDLL. Besides, the 64-bit shift register in a RDLL can be replaced by a 6-bit up/down counter.

III. EXPERIMENTAL RESULTS

CMOS process has been done in cadence at 180 nm with VDD of 1.8v and simulation result is obtained. The total number of transistors is measured which contribute more area and power consumption in the integrated circuit design. The existing adjuster Delay Locked Loop constitutes more transistors which is the complex circuit consuming more power. The proposed adjuster, where in it uses D-flip flops and AND gates thereby reduction in complexity and low power consumption.



The performance summary of proposed SAR-DCC is given in Table I, and the performance comparisons with published DCCs are also listed. Among the conventional feedback type DCCs, the all digital-feedback DCC with the large delay lines has the smallest duty-correction time [7]. Comparing with the DCC in [7], the proposed SAR-DCC has the faster duty-correction time as well as occupying a smaller die area by adopting a simple duty-rate comparator.

TABLE I

Sl.No		This project
1.	CMOS Technologies	180nm
2.	DCD power	2.6mW
3.	DCD freq.	0.21MHz
4.	DCA power	2.6mW
5.	DCA freq.	0.25MHz
6.	SAR cont. power	16mW
7.	SAR cont. freq.	1.06MHz
8.	SAR DCC power	21mW
9.	SAR DCC freq.	1.1MHz

DCD - Duty cycle Detector

DCA - Duty cycle Adjuster

SAR - Successive Approximation Register

SAR DCC - Successive Approximation Register Duty cycle Corrector

TABLE II
 PERFORMANCE SUMMERY OF PUBLISHED DCC

Sl.No		130 nm[1]	180 nm *
1.	Architecture	Mixed- mode digital feedback	Mixed- mode digital feedback
2.	Operating frequency	312.5 MHz – 1 GHz	0.21 MHz – 1.1 MHz
3.	Power consumption	3.2mW	2.6 mW
4.	Correction range	±1%	±0.75%

*This Project



IV.SIMULATION RESULTS




Fig 7. Simulated Output of duty cycle detector

By comparing Clk-out and clk_2x the comparator output which is the input for SAR controller.




Fig 8. Frequency calculator of DCD



Frequency analysis for duty cycle detector.




Fig 9. Simulated output of duty cycle Adjuster

By giving the clk and sign input to adjust the clk-out. Which is the input of DCD.




Fig 10. Power calculator of DCA

Power analysis of duty cycle adjuster.




Fig 10.simulated output of SAR controller

By giving the Comparator clock input to the Duty Cycle Detector and frequency divider, 6 bit binary output and asign bit output is generated as an input to the Duty cycle Adjuster.




Fig 12. Frequency calculator of SAR controller.

This is the frequency calculator for SAR controller.




Fig 13. Simulated Output of 1 bit SAR

By analyzing the Transient response of SAR design, 50% duty cycle output is achieved.

V.CONCLUSION

SAR-DCC for DDR DRAM applications is presented. In order to achieve fast duty-correction to support the power-down mode, a SAR is proposed as a duty-correction controller. Within 7 cycles, the proposed SAR DCC corrects the duty-cycle to 50%, between the frequency range of 0.21MHz to 1.1 MHz and the DCC's correction range is 40% to 60%, respectively. This proposed SAR-DCC achieves the fastest duty-correction time among feedback type DCCs. Since the duty-cycle adjuster uses delay lines and the duty-cycle detector comprises the differential amplifier, the proposed SAR-DCC may suffer from PVT variations including noises.

We have used 180nm technology and result have been tabulated. we have compared our result with 130 nm. In the future this can be implement in 90nm . Because of very low power consumption. Here, adjuster block is modified for low frequency.

REFERENCES

- [1] Young-Jae Min, Chan-Hui Jeong. "A 0.31–1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications". *IEEE VLSI Systems*, vol. 20, no. 8, Aug. 2012.
- [2] S.-K. Kao and S.-I. Liu, "All-digital fast-locked synchronous duty cycle corrector," *IEEE Trans. Circuits Syst. II, Expr. Briefs*, vol. 53, no. 12, pp. 1363–1367, Dec. 2006.
- [3] D. U. Lee , H. W. Lee, K. C. Kwean, Y. K. Choi, H. U. Moon, S. W. Kwack, S. D. Kang, K. W. Kim, Y. J. Kim, Y. J. Choi, P. Moran, J.H. Ahn, and J. S. Kih, "A 2.5 Gb/s/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2006, pp. 547–548.
- [4] D. Shin, J. Song, H. Chae, and C. Kim, "A 7 ps jitter 0.053 mm fast lock all-digital DLL with a wide range and high resolution DCC," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2437–2451, Sep. 2009.
- [5] K.-H. Cheng, C.-W. Su, and K.-F. Chang, "A high linearity, fast-locking pulse width control loop with digitally programmable duty cycle correction for wide range operation," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 399–413, Feb. 2008.



- [6] P. Chen, S.-W. Chen, and J.-S. Lai, "A low power wide range duty cycle corrector based on pulse shrinking/stretching mechanism," in *Proc. IEEE Asian Solid-State Circuit Conf. (ASSCC)*, 2007, pp. 460–463.
- [7] Y.-J. Wang, S.-K. Kao, and S.-I. Liu, "All-digital delay-locked loop/ pulse width-control loop with adjustable duty cycles," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1262–1274, Jun. 2006.
- [8] J. C. Ha, J. H. Lim, Y. J. Kim, W. Y. Jung, and J. K. Wee, "Unified all digital duty-cycle and phase correction circuit for QDR I/O interface," *IET Electron. Lett.*, vol. 44, no. 22, pp. 1300–1301, Oct. 2008.
- [9] K.-S. Song, C.-H. Koo, N.-K. Park, K.-W. Kim, Y.-J. Choi, J.-H. Ahn, and B.-T. Chung, "A single-loop DLL using an OR-AND duty-cycle correction technique," in *Proc. IEEE Asian Solid-State Circuit Conf. (ASSCC)*, 2008, pp. 245–248.
- [10] Y. C. Jang, S. J. Bae, and H. J. Park, "CMOS digital duty cycle correction circuit for multi-phase clock," *IET Electron. Lett.*, vol. 39, no. 19, pp. 1383–1384, Sep. 2003.
- [11] *Double Data-Rate III (DDRIII) SDRAM Specification*, JEDEC Standard JESD79-3B, Apr. 2008. [Online]. Available: <http://www.jedec.org/download/search/JESD79-3B.pdf>
- [12] K.-L. J. Wong, H. Hatamkhani, M. Mansuri, and C.-K. K. Yang, "A 27-mW 3.6-Gb/s I/O transceiver," *IEEE J. Solid-State Circuits*, vol. 39, no. 4, pp. 602–612, Apr. 2004.
- [13] G.-K. Dehng, J.-M. Hsu, C.-Y. Yang, and S.-I. Liu, "Clock-de skew buffer using a SAR-controlled delay-locked loop," *IEEE J. Solid-State Circuits*, vol. 35, no. 8, pp. 1128–1136, Aug. 2000.