



Implementation of a GMSK Communication System on FPGA Using Distributed Algorithm

Anupama B R¹, M C Chandrashekhar², Dr. M Z Kurian³

PG Student [DE], Dept. of E&C, SSIT, Maralur, Tumkur, Karnataka, India¹

Associate Prof., Dept. of E&C, SSIT, Maralur, Tumkur, Karnataka, India²

Dean & HOD, Dept. of E&C, SSIT, Maralur, Tumkur, Karnataka, India³

Abstract: One of the advance modulation method is the Minimum Shift Keying (MSK), but it potentially creates sidebands, that extending out a long way from the carrier, causes interference to adjacent channels and any radio communications links that may be using them. To avoid interference Gaussian Minimum Shift Keying (GMSK) modulation scheme is used in this project, input is filtered using Gaussian filter before modulation, which takes large resources to implement on FPGA. By taking advantage of the Xilinx FPGA look-up table architecture, the Distributed Algorithm (DA) is used to implement the Gaussian filter, algorithm performs multiplication with look-up table method. So that low power, high spectrum efficient communication system is developed. Modulation is carried out using Discrete Frequency Synthesizer (DFS), which has multiplier less structure, utilizes less resource on FPGA.

Keywords: MSK, GMSK, FPGA, DA, DFS

I. INTRODUCTION

In wireless communication system, it must has the system design such that, which meet the delay reduction, area optimization and power efficiency, using available resources with the less cost, so can use FPGA to implement the system design to meet all these criteria. Modulation and demodulation are the most important aspect in the communication, so have to choose an effective method to implement. One of the techniques for occupying less bandwidth and power, Gaussian Minimum Shift Keying (GMSK) modulation scheme [1] is used in the project and it also has advantages of being able to carry digital modulation while still using the spectrum efficiently and there is no sidebands extend outwards from the main carrier and hence there is no interference to other radio communications systems using nearby channels. GMSK is derived from Continuous Phase Frequency Shift Keying Method (CPFSKM) by selecting the frequency deviation to be the minimum possible and filtering the baseband modulating signal with a Gaussian filter. All this is to be done to minimize the spectrum width of the signal.

To achieve all these criteria on communication system requires large recourses on FPGA, to reduce the area on Field Programmable Gate Array (FPGA), Distributed Algorithm or Distributed Arithmetic Algorithm (DA) is used. DA is a computation algorithm that performs multiplication with look-up based scheme, which is inspired by the potential of the Xilinx FPGA look-up table architecture. DA specifically targets the sum of products computation that covers many of the important DSP filtering and frequency transforming functions. So that the advantages GMSK modulation method can be utilized in a number of wireless communications applications such as GSM and EDGE technologies etc. The modules (transmitter and receiver) is describe using VHDL and implemented on the Spartan 3E FPGA.

There are only a few known implementations of this kind of systems on FPGA [1] [2] [3] [4]. To make this design very useful for future developments, the entire system is developed with modular blocks interconnected [1], using input and output enable control signals. Fig. 1.1 shows the transmitter block diagram, input is given to Guassian filter which romoves noice and avoides interference with other signals. The output of the Guassian filter is passed for modulation, Discrete Frequecny synthesizer (DFS) modulates the incoming binary data, two different carrier frequencies are generated for '0' and '1'. The generated carrier signal frequency is increased using Cascade Integrate Combs (CIC) filter, which acts as a upsampler in transmitter part to avoid aliasing effect. Finally tansmitter part sends the signal to receiver.




Fig. 1.1 Transmitter block diagram

Fig. 1.2 shows the block diagram of receiver. CIC filter reduces the sample rate of the received signal. From Dem FM can obtain transmitted digital data back where DFS compares the incoming signal with two different carrier frequencies and identifies the digital signal as '0' or '1'.




Fig. 1.2 Receiver block diagram

II. DISTRIBUTED ALGORITHM

Distributed Algorithm or Distributed Arithmetic (DA) plays a important role in embedding DSP functions in the Xilinx 4000 family of FPGA devices. Distributed arithmetic, along with Modulo Arithmetic, are computation algorithms that performs multiplication using look-up table based method. DA specifically targets the sum of products (also referred to as the vector dot product) computation that covers many of the important DSP filtering and frequency transforming functions. The arithmetic sum of products that defines the response of linear, time invariant network can be expressed as

$$\text{equ.1} \quad y(n) = \sum_{k=1}^K A_k x_k(n) \quad k=1$$

where

$y(n)$ = response of network at time n .

$x_k(n)$ = k th input variable at time n .

A_k = weighting factor of k th input variable that is constant for all n , and so it remains time-invariant.

A_k , are the filter coefficients, here Gaussian coefficients are considered and x_k , are the variables from prior samples of a single data source (for example, from an analog to digital converter output). In frequency transforming method whether the discrete Fourier or the fast Fourier transformation, the constants are the sine or cosine basis functions and the variables are a block of samples from a single data source. Multiple data sources can be found using image processing. From equation 1 can observe that a single output response requires the accumulation of K product terms. Using DA method the summing of product terms is replaced by look-up table procedure that are easily implemented in the Xilinx Configurable Logic Block (CLB) look-up table architecture.

The number format of the variable is defined in 2's complement, fractional - a standard practice for fixed-point microprocessors in order to bound number growth under multiplication. As is the case of microprocessor constant A_k , needs no restriction, nor are they required to be matched with the data word length. The constants may have a mixed format of both integer and fraction. The variable x_k , may be written in the fractional format as shown in equation 2.



$$\text{equ.2} \quad x_k = -x_{k0} + \sum_{b=1}^{B-1} x_{kb} 2^{-b} \quad b=1$$

where x_{kb} is a binary variable and can assume values of 0 and 1. A sign bit of value -1 is indicated by x_{k0} . The final result is obtained by first substituting equation 2 into equation 1.

$$y = \sum_{k=1}^K A_k [-x_{k0} + \sum_{b=1}^{B-1} x_{kb} 2^{-b}] = \sum_{k=1}^K x_{k0} \bullet A_k + \sum_{k=1}^K \sum_{b=1}^{B-1} x_{kb} \bullet A_k 2^{-b} \quad \text{----- equ.3}$$


and then expressing all the product terms under the summation symbols leads to equation 4.

$$\begin{aligned}
 y = & - [x_{10} \bullet A_1 + x_{20} \bullet A_2 + x_{30} \bullet A_3 + \dots + x_{K0} \bullet A_K] \quad \text{----- equ.4} \\
 & + [x_{11} \bullet A_1 + x_{21} \bullet A_2 + x_{31} \bullet A_3 + \dots + x_{K1} \bullet A_K] 2^{-1} \\
 & + [x_{12} \bullet A_1 + x_{22} \bullet A_2 + x_{32} \bullet A_3 + \dots + x_{K2} \bullet A_K] 2^{-2} \\
 & \quad \bullet \\
 & \quad \bullet \\
 & \quad \bullet \\
 & + [x_{1(B-2)} \bullet A_1 + x_{2(B-2)} \bullet A_2 + x_{3(B-2)} \bullet A_3 + \dots + x_{K(B-2)} \bullet A_K] 2^{-(B-2)} \\
 & + [x_{1(B-1)} \bullet A_1 + x_{2(B-1)} \bullet A_2 + x_{3(B-1)} \bullet A_3 + \dots + x_{K(B-1)} \bullet A_K] 2^{-(B-1)}
 \end{aligned}$$

Each term within the brackets represent a binary AND operation involving a bit of the input variable and all the bits of the filter coefficient and signs represents arithmetic sum operations. The exponential term denote the scaled contributions of the bracketed pairs to the total sum. A look-up table is constructed that can be addressed by the same scaled bit of all the input variables and can access the sum of the terms within each pair of brackets. Such a table is shown in Fig. 2.1 and therefore referred to as a Distributed Arithmetic look-up table or DALUT. The arithmetic operations have now been reduced to just an addition, subtraction, and binary scaling.



DALUT Addressing



DALUT Content

0	0	If X_{0b} is least significant address bit
1	A_0	
2	A_1	A_K may be bipolar
3	$A_0 + A_1$	
4	A_2	
5	$A_0 + A_2$	
6	$A_1 + A_2$	
7	$A_0 + A_1 + A_2$	
8	A_3	
	.	
	.	

X7719

Fig. 2.1 The Distributed Arithmetic Look-up Table (DALUT)

III. DISCRETE FREQUENCY SYNTHESIZER

Digital frequency synthesizer is used to generate a sampled sinusoidal wave in many DSP tasks. DFS has advantage that the its output frequency, phase and amplitude can be precisely and rapidly controlled. DFS also has the ability to tune with extremely fine frequency and phase resolution and to rapidly “hop” between the frequencies. All these characteristics have made this technology popular in radar, military and communications systems. There are different approaches are available to produce sine wave, one of the popular technique is the CORDIC algorithm [5], which uses an iterative computation method to produce sine wave. But circuit complexity and distortions will be generated, when the memory compression is employed and also can't change the carrier frequency once it's defined.




Fig. 3.1 DFS architecture

The DFS in a simplified form is shown in the Fig. 3.1 It consists of a phase accumulator and a phase to amplitude



converter (conventionally a sine ROM) [14]. The phase accumulator produce a linearly increasing phase value. Every value at the output of the phase accumulator is converted to approximated sine amplitude by a phase-to-sine amplitude converter, which is implemented using Read Only Memory (ROM) is a look-up table which converts the digital phase information into the values of a sine wave. The spectral purity of the DFS is achieved by the values stored in the sine table ROM. Hence, can increase the resolution of the ROM. But as ROM storage increases the power consumption is higher, lower speed and greatly increased costs.

The most elementary technique of compression is to store only $\pi/2$ radians of sine wave information and to generate the ROM samples for the full range of 2π by exploiting the quarter wave symmetry of the sine function. Look-up table capacity is decreased by the additional logic, which is necessary to generate the complements of the accumulator and the look-up table output. The two most significant bits are used to decode the quadrant and the remaining k-2 bits are used to address a one-quadrant sine table look-up. The most significant bit determines whether the amplitude is increasing or decreasing. The accumulator output is used “as is” for the first and the third quadrants. The bits must be complemented so that the slope of the saw-tooth is inverted for the second and fourth quadrant. As shown in the Fig. 3.1, the sampled waveform at the output of the look-up table is a full wave rectified version of the desired sine wave. The final output sine wave is then generated by multiplying the full wave rectified version by -1, when the phase is between π and 2π .

Two different carrier frequencies are generated for modulation for bit ‘0’ and ‘1’. At the receiver part the received frequency is identified to obtain the digital data back using same DFS architecture.

IV. IMPLEMENTATION RESULTS

Gaussian filter is implemented using distributed algorithm in transmitter part, acts as a lowpass filter to avoid interference to other channel which provides multiplierless structure, hence occupies less resources on FPGA, by using Xilinx configurable logic block (CLB) look-up table architecture. DFS architecture is used to perform modulation & demodulation in communication system. Table 1 shows the resources utilization and Fig. 4.1 shows the simulation result of the whole communication system.

Table 1 Design summary for Transceiver part

Design Summary			
Logic Utilization	Used	Available	Utilization
Number of slices	200	3584	5%
Number of flip flops	182	7168	2%
Number of 4-input LUTs	353	7168	4%
Number of bonded IOBS	6	141	4%
Number of GCLKS	1	8	12%




Fig. 4.1 Simulation result

V. ADVANTAGES

Spectral efficiency and no interference of signals is achieved because of Gaussian filter. Distributed algorithm & DFS's multiplier less structure architecture gives less code complexity, low power consumption and area efficiency can be achieved.

VI. CONCLUSION

To avoid interference of signals Gaussian filter is implemented using DA before modulation, which performs multiplication using look-up table based method, uses less operations and hence reduced delay, area optimization & high power efficiency is achieved.

REFERENCES

- [1] Juan Felipe Medina Lee, Student. Juan Felipe Patarroyo Montenegro, Student. Catalina Muñoz Morales, "Implementation of a GMSK communication system on FPGA" Circuits and Systems (LASCAS), 2011 IEEE Second Latin American Symposium.
- [2] Bax, W.T. Copeland, "A GMSK modulator using a $\Delta\Sigma$ frequency discriminator-based synthesizer", IEEE Journal of Solid-State Circuits, vol. 36, pp. 1218 – 1227, August 2001.
- [3] Vankka, J., Honkanen, M., Halonen, K.A.I., "A multicarrier GMSK modulator", IEEE journal of selected areas in communications, vol. 19, pp. 1070 - 1079, Jun 2001.
- [4] Jouko Vankka, Jaakko Pyykönen, Johan Sommarek, Mauri Honkanen, Kari A. I. Halonen, "A Multicarrier GMSK Modulator With On-Chip D/A Converter for Base Stations", IEEE Journal of Solid-State Circuits, Vol. 37, No. 10, October 2002.
- [5] R. Andraka, "A survey of CORDIC algorithms for FPGA based computers", Andraka consulting group,inc, North Kingston, 1998.