



Modelling and Simulation of Flying Capacitor Multilevel Inverter with Tapped Reactor

N. Santhosh Singh B¹

Assistant Professor, Dept. of EEE, Mahatma Gandhi Institute of Technology, Hyderabad, Telangana, India¹

ABSTRACT: In the last few years, vehicle manufacturers have been faced with the problem of developing a solution to the growing energy crisis and environmental issues. Therefore, electric vehicles, hybrid electric vehicles, and fuel cell vehicles are studied all over the world. Existing vehicle inverters operate at low voltage and are limited to low power. These vehicles operate at higher DC bus voltage and have higher power capacity. If the conventional inverters are used in Electrified vehicles, there is limitation of voltage rating of switches and switching frequency. Multilevel converters offer high power capability, associated with lower output harmonics and lower commutation losses. Their main disadvantage is their complexity, requiring a great number of power devices and passive components, and a rather complex control circuitry. Several topologies for multilevel inverters have been proposed over the years. This work reports a flying capacitor multilevel inverter topology using a tapped reactor. The simplified multi-level inverter requires only eight switches for nine-level output. The studied multi-level inverter topology offers strong advantages such as improved output waveforms, smaller filter size, and lower electromagnetic interference and total harmonic distortion. The results are obtained through MATLAB/Simulink software package.

KEYWORDS: Multilevel Inverter, Tapped Reactor, Total harmonic distortion

I. INTRODUCTION

In the Recent years electric vehicles (EVs), hybrid Electric vehicles (HEVs) are studied all over the world due to several advantages like increased fuel efficiency, lower emissions and better vehicle performance. These vehicles that have large electric drives require advanced power electronic inverters to meet the high-power demands. One of the limitations in these studies when the switching devices are operated at high voltage, switching frequency is restricted. The multilevel inverter has gained much attention in recent years due to its advantages in high power with low harmonics applications. Multilevel inverters overcome this problem because their individual devices have a much lower voltage per switching and they operate at high efficiencies because they can switch at a much lower frequency than PWM-controlled inverters. A multilevel inverter can reduce the device voltage and the output harmonics by increasing the number of output voltage levels. For this reason, multilevel inverters can easily provide the high power required of a large electric drive. The inverter can be used in hybrid electric vehicles and electric vehicles. Several multilevel inverter topologies have been developed like flying capacitor, neutral point clamped, Cascaded H-bridge (CHB) inverters. Among these topologies, and the cascaded H-bridge inverter has received much attention.

To increase the output voltage levels, the number of H bridges must be connected in cascade hence greater number of power semiconductor switches is required. Each switch requires a related gate drive and protection circuits. This may cause the overall system to be more expensive and complex. This paper suggests a new flying capacitor topology for multilevel inverter with a high number of steps associated with a low number of gate driver and protection circuits for switches. Reduction of rating of the switches is another advantage. The harmonic content is also reduced. A desired high output voltage is synthesized from several levels of dc voltages that can be batteries, capacitors, fuel cells etc.

II. PROPOSED MULTILEVEL INVERTER

The proposed multilevel inverter with tapped reactor is shown in fig1. It consists of an H-bridge configuration made from three-level flying capacitor branches. Essentially, it is a voltage-source inverter (VSI) with capacitive energy storage shared by all three phases. Total of eight switching devices are used in each phase. A tapped reactor is used to connect the two legs of the H-bridge. Typically, the reactor is wound to be centre tapped, making the output line-to-ground voltages (v_{ag} for example) the average of the voltages from each side of the H-bridge. Then, the line-to-ground voltages will have five distinct voltage levels. However, with this topology, the tap is set at 1/3. This results in seven distinct output voltages, and therefore, improves the power quality. The switching operation is described next, where seven levels are clearly illustrated.




Fig. 1 Flying Capacitor Multilevel inverter with Tapped Reactor

III.TAPPED REACTOR MODEL

Unlike the centre-tapped inter phase reactor, the reactor in the proposed topology has a tap terminal at its one-third position, as shown in fig2. For the convenience of analysis, the reactor can be divided into two parts. In fig 2. part one, denoted as L_1 , consists of the portion from terminal x_1 to the tap and has a number of turns $N_1 = N$; part two, denoted as L_2 consists of the portion from the tap to terminal x_2 and has a number of turns $N_2 = 2N$. Terminals x_1 and x_2 are defined as the input terminals while the tap terminal is defined as the output terminal x . To derive the relationship between the input voltages and the output voltage, an ideal model of the tapped reactor is considered first in which there are no losses and no leakage flux. The following assumptions are made.

- 1) The core of the reactor is highly permeable such that it requires small magneto motive force to set up the flux.
- 2) The core does not exhibit any eddy current or hysteresis loss.
- 3) All the flux is confined in the core, so there is no leakage.
- 4) The resistance of the reactor is negligible.

Suppose that voltages v_{x1} and v_{x2} , with respect to a common ground, are applied to the input terminals x_1 and x_2 , respectively. For this ideal model, it is straightforward to determine the voltage between the output terminal x and terminal x_2

$$v_{xx2} = \left(\frac{N_2}{N_1 + N_2} \right) (v_{x1} - v_{x2}) = \frac{2}{3} (v_{x1} - v_{x2}) .$$

The voltage at the output terminal with respect to the common ground is therefore

$$v_{xg} = v_{xx2} + v_{x2} = \frac{2}{3} v_{x1} + \frac{1}{3} v_{x2} .$$




Fig. 2 Tapped Reactor Model



IV. VOLTAGE LEVELS DETERMINATION

In the general analysis presented earlier, x represents a phase, and the phase may be a , b , or c . Each leg of the H-bridge has a voltage-clamping capacitor, and the voltages at the two input terminals of the reactor can be 0, $v_{dc}/2$, or v_{dc} , where v_{dc} is the nominal voltage of the capacitor C_{dc} , as shown in fig3. For each phase, there are nine different switching states, corresponding to nine terminal voltage combinations. These combinations can produce a line-to-ground voltage at the output terminal that has seven distinct voltage levels. For phase a , these states are detailed in table 1, S_a is the switching state that is defined as being 0 for the lowest possible line-to-ground voltage




Fig. 3 Operation of one leg in phase ‘a’

Table. 1 Seven level output

V_{x1}	V_{x2}	V_{xg}
0	0	0
0	$V_{dc}/2$	$V_{dc}/6$
$V_{dc}/2$	0	$V_{dc}/3$
$V_{dc}/2$	$V_{dc}/2$	$V_{dc}/2$
$V_{dc}/2$	V_{dc}	$2V_{dc}/3$
V_{dc}	$V_{dc}/2$	$5V_{dc}/6$
V_{dc}	V_{dc}	V_{dc}

V. NEW PROPOSAL

Unlike the centre-tapped interphase reactor, the reactor in the proposed topology has a tap terminal at its K position, as shown in fig 2. For the convenience of analysis, the reactor can be divided into two parts. In fig 2, part one, denoted as $L1$, consists of the portion from terminal $x1$ to the tap and has a number of turns $N1 = N$; part two, denoted as $L2$, consists of the portion from the tap to terminal $x2$ and has a number of turns $N2 = KN$. Terminals $x1$ and $x2$ are defined as the input terminals while the tap terminal is defined as the output terminal x . The voltage at the output terminal with respect to the common ground is

$$V_{xg} = KV_{x1} + (1-K) V_{x2}$$



Where K is tapping position of Inductor.

For $K=1/4$, $V_{xg} = 1/4V_{x1} + 3/4V_{x2}$

The switching sequence and output voltage levels are shown in Table 2.

Table 2 Nine level output

V_{x1}	V_{x2}	V_{xg}
0	0	0
0	$V_{dc}/2$	$V_{dc}/8$
V_{dc}	0	$2V_{dc}/8$
$V_{dc}/2$	0	$3V_{dc}/8$
$V_{dc}/2$	$V_{dc}/2$	$4V_{dc}/8$
$V_{dc}/2$	V_{dc}	$5V_{dc}/8$
V_{dc}	0	$6V_{dc}/8$
V_{dc}	$V_{dc}/2$	$7V_{dc}/8$
V_{dc}	V_{dc}	V_{dc}

By connecting these two voltages with tapped inductor we can get more voltage levels in the output here we are getting 9 levels.

VI.SIMULATION RESULTS




Fig 4 The Matlab/Simulink model of three phase seven level inverter




Fig 5 Three Phase seven level output




Fig 6 Three Phase nine level output

VII.CONCLUSION

Fig. 5 shows the three phase seven level output waveform. Here each voltage step is $V_{dc}/6$. So, the dv/dt rating is reduced by six times compared to conventional two-level inverter. Here total harmonic distortion is 16.77%. Fig. 6 shows the three phase nine level output waveform. Here each voltage step is $V_{dc}/8$. So, the dv/dt rating is reduced by eight times compared to conventional two-level inverter. Here total harmonic distortion is 14.82%. Finally, a new configuration of flying capacitor multilevel inverter with tapped reactor has been proposed. The proposed topology needs a smaller number of switching devices with minimum standing voltage. THD is also reduced. The simulation results are shown which are accorded with the theoretical results. The proposed inverter is used in high power applications like EV and HEV drives.



REFERENCES

- [1] B. Singh, K. Al-Haddad, and A. Chandra, “A review of active filters for power quality improvement,” *IEEE Trans. Ind. Electron.*, vol. 46, no. 5, pp. 960–971, Oct. 1999.
- [2] S. Bhattacharya, T.M. Frank, D. M. Divan, and B. Banerjee, “Active filter system implementation,” *IEEE Ind. Appl. Mag.*, vol. 4, no. 5, pp. 47–63, Sep. 1998.
- [3] Z. Du, L. M. Tolbert, and J. N. Chiasson, “Active harmonic elimination for multilevel converters,” *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 459–469, Mar. 2006.
- [4] M. E. Ortuzar, R. E. Carmi, J. W. Dixon, and L. Moran, “Voltage-source active power filter based on multilevel converter and ultra-capacitor DC link,” *IEEE Trans. Ind. Electron.*, vol. 53, no. 2, pp. 477–485, Apr. 2006.
- [5] B. R. Lin and T. Y. Yang, “Analysis and implementation of a three-level active filter with a reduced number of power semiconductors,” *Proc. Inst. Electr. Eng. Electr. Power Appl.*, vol. 152, no. 5, pp. 1055–1064, Sep. 2005.
- [6] M. Glinka, “Prototype of multiphase modular-multilevel-converter with 2MW power rating and 17-level-output-voltage,” in *Proc. IEEE PowerElectron. Spec. Conf.*, 2004, vol. 4, pp. 2572–2576.