ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

Implementation of Chien Search Algorithm Based Reed Solomon Cyclic Codes for Error Detection at the Receiver using DFT

V.Mary[1], Sadhu Satyasravani[2]

PG Scholar, Dept of ECE, SWEC, Hyderabad, TS, India [1]

Assistant Professor, Dept of ECE, SWEC, Hyderabad, TS, India [2]

ABSTRACT: For disorder based translating, the CS accept an essential part in finding botch ranges, however complete estimation procures a gigantic abuse of vitality use. In the proposed outline, the looking for system is rotted into two phases in light of the matched system depiction. Not in the slightest degree like the underlying stride got to each cycle, the second step is started exactly when the underlying stride is productive, realizing ground breaking force saving. Besides, a successful plan is shown to keep up a vital separation from the concede increase in essential courses caused by the two-organize approach. Trial comes to fruition show that the proposed two-arrange building for the BCH (8752, 8192, 40) code saves control use by up to half differentiated and the conventional outline. In the correspondence systems, RS codes have a no matter how you look at it use to give botch security. For burst botches and discretionary slip-ups, RS code has transformed into a notable choice to give data respectability due to its awesome bungle amendment capacity. This component has been one of the basic factors in accepting RS codes in various conventional applications, for instance, remote correspondence system, connect modem, PC memory. Reed Solomon codes are a basic sub class of non-parallel BCH codes. These are cyclic codes and are effectively used for the area and correction of burst botches. Galois field calculating is used for encoding and disentangling of reed Solomon codes. The arrangement experience will be wanted to outline the whole blueprint approach of the FEC modules at the select trade level (RTL). By then we merge the learning into our RS code generator arrangement stream.

KEYWORDS: ReedSolomon(RS), Chiensearch, lowpower,cycliccodes.

I. INTRODUCTION

Among diverse slip-up change codes used to recover debased code words in correspondences and limit structures, the Bose– Chaudhuri– Hocquenghem (BCH) code [1], [2] is a champion among the most for the most part used scientific codes in view of its compelling bumble alteration execution and sensible hardware multifaceted nature. The twofold BCH code has been used in arranged systems, for instance, moved solid state stores [3], [4] and optical fiber correspondence structures [5], and a substantial bit of these applications are always asking for ever higher unraveling throughput and ever greater slip-up modification capacity. Since a tremendous computation is unpreventable in satisfying high throughput and strong error change capacity, control gainful structure ends up being more basic in BCH deciphering. With everything taken into account, a BCH decoder that can revise t bits at most outrageous is made out of three principal squares, specifically, syndrome calculation (SC), key-equation solving(KES), and Chien search (CS) [1], [2]. Given a code word R(x), the SC figures 2t disorders, and the KES makes the error locator polynomial Λ(x) using the disorders. Finally, error position E(x) is controlled by finding the basic establishments of Λ(x) in light of the CS count. In a parallel BCH decoder, the CS is an important supporter of the power usage and takes up to a half of general power use [6]. Numerous examinations have proposed capable structures to reduce the power use of the CS.

Early end methodologies showed in [6] and [7] are to wipe out overabundance counts in the wake of finding the last mix-up. An additional oversight counter is expanded at whatever point a goof is found, and the CS is executed when

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

the counter matches the amount of blunders perceived in the KES. Regardless of the way that the early end is anything but difficult to execute and practical in the BCH decoder overseeing few slip-ups, its vitality saving is immaterial when the bumble cure capacity is not pretty much nothing. In [8], a more beneficial method called polynomial demand diminish (POR) was proposed to change the slip-up locator polynomial at whatever point a screw up is found. The locator polynomial is lessened by every one thus and over the long haul twists discernibly zero when all missteps are recognized. The POR [8] well ordered handicapped people the CS by closing down the equipment related with one polynomial factor at any given minute. Regardless of the way that the POR was successful for serial BCH decoders, it is hard to apply the framework to the parallel plan in light of the convoluted polynomial revive.

II. PROPOSED SYSTEM

PARALLEL CS ARCHITECTURE

Let us consider a binary BCH (n, k, t) code over GF(2m), where n is the code length, k is the message length, and t is the maximal number of correctable error bits. More precisely, n = k + mt, where m is the field dimension that satisfies $2m - 1 \geq n$. During the syndrome-based decoding [1], [2], the error locator polynomial delivered by the KES is expressed as

To decide the mistake position E(x), the CS iteratively substitutes αi into (1) for $1 \leq i \leq n$ and identifies the nearness of a blunder when Λ(αi)=0 or Y (αi)=1. By and by, p-parallel CS engineering is generally actualized to accomplish a high throughput, where the parallel factor p is the quantity of αi substitutions performed in the meantime. Fig. 1 depicts the p-parallel CS engineering that diminishes the quantity of cycles from n to n/pby computing. Every one of the calculations of the parallel CS are formulized into a solitary framework duplication of the 1 × mt double network Ω(w) and the mt × mp paired consistent lattice AY [12]. In the parallel CS, the computational many-sided quality is relative to the parallel factor, the field measurement, and the mistake revision ability, and the calculation is iteratively handled n/ptimes.

TWO-STEP CS ARCHITECTURE

As demonstrated in (4), the p-parallel CS inspects p blunder positions all the while, each of which produces a 1 × m double lattice meaning a Galois field (GF) component by figuring

$$Y(\alpha^{wp+i}) = \sum_{j=1}^{t} \mathrm{FFM}_{ij} = \sum_{j=1}^{t} \Omega_j A_{ij} = [\Omega_1\ \Omega_2 \cdots \Omega_t] \begin{bmatrix} A_{i1} \\ A_{i2} \\ \vdots \\ A_{it} \end{bmatrix}$$

wherei ranges from 1 to p. The CS determines the presence of an error when Y (αwp+i) is 1, which implies that αwp+i is a root of the error locator polynomial. In the GF of dimension m, the multiplicative identity element, α0 or α2m−1, is defined as 1, i.e., 0(m−1:1)1(0), more precisely. The main idea comes from the fact that the absence of errors is guaranteed if some bits of Y (αwp+i) are not equal to those of 0(m−1:1)1(0). In the case of GF(24), for example, no presence of errors is guaranteed if Y (αwp+i)(3:2) = 0. Similar to [9], a two-step approach is employed for early detection. In other words, the possibility of error presence is found by searching only the l MSBs rather than the entire m bits. Using this property, (5) can be decomposed into two matrix multiplications as (6)

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017



Fig.1. Proposed two-step structure for p-parallel CS.

whereconcat{a, b} remains for the relationship of two coordinated frameworks an and b. The past and the last framework duplications are in charge of the l MSBs and the m − l LSBs of Y (αwp+i), independently. In any case, the FFMs in the pth push, which is in truth used to resuscitate the registers, the two-mastermind approach can be related with exchange FFMs in the p-parallel CS appeared in Fig. 1. The two-arrange approach, when all is said in done, influences the more drawn out crucial way since one estimation is separated into two little calculations in course of action. To choose the issue, the long basic way can be severed by embeddings put parts, which impacts the two calculations to work in a pipelined way. In this way, the lacking FFM for the LSBs is begun at the going with clock cycle precisely when the fragmentary FFM for the MSBs acknowledges zero. Since the generally engaging respects in the registers are strengthened each cycle, the direct pipelining technique is to catch all the halfway respects into particular registers to offer them to the fragmentary FFM for the LSBs at the going with cycle. Notwithstanding, this strategy requests an impressive measure of apparatus assets. To keep the expansion in equip many-sided quality, in [9], the restore of direct respects was put off when the past condition is fulfilled. Thusly, extra clock cycles are unavoidable as one cycle is in addition taken at whatever point one of the p − 1 past calculations is practical. Not in any way like the sensible frameworks displayed in [9], we spare just actuation signals, which are to empower the responsibilities regarding be figured out how to the last fragmentary FFMs. For this, (2) is altered to (7), which shapes a vague figuring from (2) with various generally engaging respects. Note that the extension by the multiplicative character α2m−1 is to make the sort a positive number. Utilizing (6) and (7), the two-organize approach is at last reformulated as (8). In this way, the proposed two-sort out approach can see the case of no blunders perfect on time without destroying the fundamental way delay or the execution. Fig. 2 shows the low-control CS arrangement in light of the proposed two-compose approach. As showed by (8), the m-bit FFMs in the standard CS are supplanted with the pipelined two halfway FFMs adjacent to those in the pth push. Given the halfway respects from the registers, the essential incomplete FFM outlines the l MSBs and actuates the second divided FFM responsible for the straggling leftovers of the m − l

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

LSBs at the going with clock cycle precisely when the yield of the past is 0. Else, we can diminish the dynamic exchanging power by wrecking the last inadequate FFMs. Since each middle enlist can hold one of all conceivable GF parts, the last halfway FFM is built up once every 2l clock cycles on the customary. Likewise, it is basic that the total of the rigging flexible quality for the past and the last divided FFMs is in every way that really matters the same as the standard FFM. Consequently, other than required in the proposed arrangement are the p 1-bit registers and the (p − 1)t m-bit cushions. It is central to pick what number of l bits are fitting for the past insufficient FFMs. The more bits are explored previously, the last incomplete FFMs will be gotten to less accomplishing a wide power lessen, however the past divided FFM will experience the shrewd effects of the broadened control scattering, and the an alternate way. To locate an immaculate piece width of the fundamental setting up, the degree of the power saving finished by the two-

$$P(p,l,m)=\frac{1}{p}\times\frac{m}{m}+\frac{p-1}{p}\times\frac{l}{m}+\frac{p-1}{p}\times\frac{m-l}{m}\times\frac{1}{2^l}.$$

arrange approach is fundamentally shown as
The streamlined model relies upon two suppositions: 1) The power spread basically starts from FFMs; and 2) the power consumed in a FFM is with respect to the bit width and the amount of access. Regardless of the way that the model is exceedingly streamlined, it is exceptionally suitable to assess the general affinity, as the power transcendence of FFMs has been found in a near application [13]. In reality, the revised exhibit is astonishingly exact as depicted in Section IV. The key term stays for the FFMs in the pth push, and the second and third terms mean the first and second most of the way FFMs for substitute FFMs. In perspective of (9), Fig. 3 delineates the extent of vitality saving, and the best demonstrates the perfect power saving of a course of action. For example, by virtue of m = 14, 60% power saving is ordinary differentiated and the consistent building when the underlying stride shapes three MSBs. It is endorsed in a feasible affirmation to find a more correct perfect piece width by inspecting a couple of candidate bit widths near the bit width coming to fruition as a result of the model.

GALOIS FIELDS
To continue encourage we require some comprehension of the hypothesis of the limited fields also called galois fields.

GALOIS FIELD ELEMENTS

A galois field comprises of an arrangement of components. The components depend on the primitive component normally meant as α and takes esteems:$0,\alpha,\alpha^2,\alpha^3,\alpha^4,\alpha^5,$------,$\alpha^{N-1}$
To form a set of 2^m elements where $N=2^m-1$.the field is known as GF(2^m)
Each field element can be represented as a polynomial function as:

$$ao+a_1x+a_2x^2+----------+a_{m-1}x^{m-1}$$

where the coefficients a_0 to a_{m-1} take the values of 0 or 1
Arithmetic in a finite field has processes of addition, subtraction, multiplication, division, but these do differ from those we do with the normal integers.

FIELD GENERATOR POLYNOMIAL

An important part of the definition of the finite field, and therefore of a reed Solomon codes is a field generator polynomial or primitive polynomial, p(x).It forms part of the process of multiplying two field elements together.

III. PROJECT IMPEMENTATION AND RESULTS

BIST PATTERN GENERATION

The accompanying equipment design era approaches have been utilized. 1. ROM. One strategy is to store a decent test design set (from an ATPG program) in a ROM on the chip, however this is restrictively costly in chip zone. 2. Direct Feedback Shift Register (LFSR) to produce pseudo-arbitrary tests. This as often as possible requires an arrangement of 1 million or more tests to acquire high blame scope, yet the technique utilizes next to no equipment and is as of now the favoured BIST design era strategy. 3. Double Counters. A double counter can produce a comprehensive test grouping, yet this can utilize excessively test time if the quantity of data sources is tremendous. 4. Adjusted Counters. Changed

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

counters have additionally been fruitful as test-design generators, yet they likewise require long test successions. 5. LFSR and ROM. A standout amongst the best approach is to utilize a LFSR as the Primary test mode, and after that produce test designs with an ATPG program for the shortcomings that are missed by the LFSR succession. These pre extra test-examples can either be put away in a little ROM on the chip for a moment test age, they can be implanted in the yield of the LFSR, or they can be installed in a sweep anchor keeping in mind the end goal to expand the adhered blame scope to 100%. 6. Cell Automaton. In this approach, each example generator cell has a couple of rationale doors, a flip-tumble, and associations just toneighboring entryways. The cell is duplicated to create



Fig2 DFT block diagram

Classification of test strategies: 1. Weighted Pseudorandom: Testing: In weighted pseudorandom testing, pseudorandom patterns are applied with certain 0s and 1s distribution in order to handle the random pattern resistant fault undetectable by the pseudorandom testing. Thus, the test length can be effectively shortened. 2. Pseudo exhaustive Testing: Pseudo exhaustive testing divides the CUT into several smaller sub circuits and tests each of them exhaustively. All detectable flaws within the sub circuits can be detected. However, such a method involves extra design effort to partition the circuits and deliver the test patterns and test responses. BIST is a set of structured-test techniques for combinational and sequential logic, memories, multipliers, and other embedded logic blocks. BIST is the commonly used design technique for self testing of circuits.

3. Pseudorandom Testing: Pseudorandom testing involves the application of certain length of test patterns that have certain randomness property. The test patterns are sequenced in a deterministic order. The test length and the contents of the patterns are used to impart fault coverage. 4. Exhaustive Testing: Exhaustive testing involves the application of all possible input combinations to the circuit under test (CUT). It guarantees that all detectable faults that divert from the sequential behavior will be detected. The strategies are often applied to complex and well isolated small modules such as PLAs. 5. Stored Patterns: Stored-pattern approach tracks the pre generated test patterns to achieve certain test goals. It is used to enhance system level testing such as the power-on self test of a computer and microprocessor functional testing using micro programs.

Over testing due to the application of two-pattern scan-based tests was described. Over testing is related to the detection of delay faults under non-functional operation conditions. One of the reasons for these non-functional operation conditions is the following. When an arbitrary state is used as a scan-in state, a two-pattern test can take the circuit through statetransitions that cannot occur during functional operation. As a result, slow paths that cannot be sensitized during functional operation may cause the circuit to fail. In addition, current demands that are higher than those possible during functional operation may cause voltage drops that will slow the circuit and cause it to fail . In both cases, the circuit will operate correctly during functional operation. Functional broadside tests ensure that the scan-in state is a state that the circuit can enter during functional operation, or a reachable state. As broadside tests, they operate the circuit in functional mode for two clock cycles after an initial state is scanned in. This results in the application of a

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

two-pattern test. Since the scan-in state is a reachable state, the twopattern test takes the circuit through state-transitions that are guaranteed to be possible during functional operation.

MATLAB RESULTS



Fig 3 chien search based decoder block

CADENCE RESULTS:

RC(RTL) RESULTS IN 45nm TECHNOLOGY: SCHEMATIC RESULTS



Fig.4 RS decoder synthesis results

RC RESULT FOR AREA AND POWER

Fig.5 power and area result in 45nm technology.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

PD RESULTS
PD(SYSTEM ON CHIP) IN 45nm TECHNOLOGY



Fig.6 SOC Final chip

DFT (DESIGN FOR TEST) RESULTS:
DFT POWER REPORT



Fig 7.power report

IV. CONCLUSION

This brief has exhibited an amazing failure control engineering for parallel CS. The ordinary CS is disintegrated into two stages to accomplish a huge power sparing by lessening access to the second step. Under the similarly likely error show, the low-control CS design is contrasted and the customary engineering for different setups of field measurement, parallel factor, and error-correction ability. Test comes about demonstrate that the proposed engineering decreases up to half power utilization contrasted and the regular parallel CS. The power sparing turns out to be more huge as the parallel factor or the field measurement increments. The proposed two-stage CS is likewise relevant to other direct square codes, for example, the Reed– Solomon codes. Reed – Solomon codes are proficiently utilized for reduced plates to redress the blasts which may happen because of scratches or fingerprints on the circles. CS based decoder is implemented in 45nm technology using Matlab and Cadence tools in the domain of VLSI.

V.FUTURE SCOPE

The business world is winding up progressively portable, while at the same time requesting solid, quick access to the business, advertising and bookkeeping data. Lamentably the portable channel is a risky situation with profound blurs the present wonder. Reed-Solomon codes are the best answer for this issue. There is no other error control framework that can coordinate their dependability execution in the portable condition.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Website: www.ijareeie.com

Vol. 6, Issue 10, October 2017

REFERENCES

[1] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2004.
[2] S. B. Wicker, Error Control Systems for Digital Communication and Storage. Englewood Cliffs, NJ, USA: Prentice-Hall, 1994.
[3] Y. Lin, C. Yang, C. Hsu, H. Chang, and C. Lee, "A MPCN-based parallel architecture in BCH decoders for NAND Flash memory devices," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 10, pp. 682–686, Oct. 2011.
[4] Y. Lee, H. Yoo, and I.-C. Park, "High-throughput and low-complexity BCH decoding architecture for solid-state drives," IEEE Trans. Very Large Scale Integr. Syst., vol. 22, no. 5, pp. 1183–1187, May 2014. [5] X. Zhang and Z. Wang, "A low-complexity three-error-correcting BCH decoder for optical transport network," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 10, pp. 663–667, Oct. 2012.
[6] K. Lee, S. Lim, and J. Kim, "Low-cost, low-power and high-throughput BCH decoder for NAND flash memory," in Proc. IEEE ISCAS, May 2012, pp. 413–415.
[7] Y. Wu, "Low power decoding of BCH codes," in Proc. IEEE ISCAS, May 2004, pp. II-369–II-372.
[8] S. Wong, C. Chen, and Q. M. Wu, "Low power Chien search for BCH decoder using RT-level power management," IEEE Trans. Very Large Scale Integr. Syst., vol. 19, no. 2, pp. 338–341, Feb. 2011.
[9] H. Weingarten, E. Sterin, O. A. Kanter, and M. Katz, "Low Power Chien-Search Based BCH/RS Decoding System for Flash Memory, Mobile Communications Devices and Other Applications," U.S. Patent 2010 013 1831 A1, May 27, 2010.
[10] Y. Chen and K. K. Parhi, "Small area parallel Chien search architectures for long BCH codes," IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 5, pp. 545–549, May 2004.
[11] J. Cho and W. Sung, "Strength-reduced parallel Chien search architecture for strong BCH codes," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 5, pp. 427–431, May 2008.
[12] Y. Lee, H. Yoo, and I.-C. Park, "Low-complexity parallel Chien search structure using two-dimensional optimization," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 8, pp. 522–526, Aug. 2011.
[13] H. Choi, W. Liu, and W. Sung, "VLSI implementation of BCH error correction for multilevel cell NAND Flash memory," IEEE Trans. Very Large Scale Integr. Syst., vol. 18, no. 5, pp. 843–847, May 2010.

BIOGRAPHY

Ms V.Mary[1] has completed B.Tech in ECE Department from Sridevi Women's Engineering College in Hyderabad. And Presently Pursuing Masters In VLSI System Design In Sridevi Women's Engineering College, Vattinagulapally, Gandipet, Hyderabad, India.

Sadhu Satya Sravani[2]has Completed M.Tech In VLSI System Design From JNTU Hyderabad .And Completed B.Tech In The Branch Of ECE From JNTU Hyderabad.