



# **High Gain SEPIC Rectification Using Switched Capacitor Module**

T.Sundaresan<sup>1</sup>, G.T. Sundar Rajan<sup>2</sup>

PG Student, Department of EEE, Sathyabama University, Chennai, India<sup>1</sup>

Assistant Professor, Department of EEE, Sathyabama University, Chennai, India<sup>2</sup>

**ABSTRACT:** A single phase rectifier, based on SEPIC converter integrated with switched capacitor cells is proposed to achieve double gain at the output voltage, high power factor by a bridgeless converter. The structure has the absence of the diode bridge at the input port reducing the number of components and conduction losses. A comparison with the classic Sepic shows that the proposed converter might either provide reduced voltage stress on the semiconductors for doubled output voltage or to the same output voltage with same voltage stress. By adding the switched capacitor cells, achieve a very high gain in the output voltage with reduced power devices and achieves high power factor in the input. The modified switched capacitor cell, which does not change the operation of the storage capacitor structure. Therefore the proposed structure can be applied in DCM SEPIC rectifiers improving the converter static gain, making suitable for higher voltage applications.

**KEYWORDS:** AC-DC converters, SEPIC converters, single stage PFC

## **I.INTRODUCTION**

The implementation single phase PWM (pulse width modulated) rectifiers at large scale industries in applications with different power, voltage and current levels. The available single phase PWM rectifiers are based on classic dc-dc converters, as boost, buck-boost, cuk, zeta and Sepic, and an input current in phase with the input voltage without a current control, can be obtained when they operate in dcm(discontinuous conduction mode).

In DCM mode, the conventional Sepic can produce continuous current. As the power level increases, the high conduction loss caused by the high forward voltage drop of the diode begins to degrade the overall efficiency, and the heat generated within the bridge rectifier may destroy the individual diodes. Hence it is not applicable for high output voltage applications.

In the other hand, converters based on switched capacitors have the feature of multiplying or dividing voltage without increasing the stress on the components of the circuit, thus the integration of switched capacitor cell to basic converters can result in new structures that add this feature.

In DCM mode, the Sepic based rectifier has the characteristics of emulating resistor. Thus the input currents naturally follow their respective supply voltages. Also the system has the advantage of simplicity of its control system, since current sensors and the implementation of control loop for the input currents are not required.

Based on the Sepic rectifier approached in[ix], Sepic dc-dc converter in [xi], switched capacitor cell in [xii], hybrid rectifiers in [xiv] and on the studies of [iii]-[viii], [x], [xiii] this paper proposes the analysis and experimental verification of a novel hybrid single phase rectifier, in which the switched capacitor cell is modified to work on the dcm Sepic. The novel structure provides reduced voltage stress on the semiconductors to the same output voltage level, or it supplies double the gain in the output voltage with the same output voltage stress across the semiconductors, when compared to the topology approached in [ix]. Besides, it maintains the characteristics of Sepic rectifier operating in dcm.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017

## II. OPERATION OF THE PROPOSED CONVERTER AND CONVENTIONAL SYSTEM




Fig: 1 Bridgeless Structure Of The Conventional System




Fig:1.2 Input Voltage And Current Waveforms Conventional Method




Fig:1.3 Output Voltage Of Conventional Method

## III. PROPOSED RECTIFIER STRUCTURE

In the proposed topology of the single phase of the single phase bridgeless Sepic rectifier integrated with a voltage multiplier is shown in the figure. The bridgeless rectifier structure is composed of the following components:  $L_{i1}$ ,  $D_1$ ,  $D_3$ ,  $S_1$ ,  $S_2$ ,  $C_{i1}$ ,  $D_{o1}$ ,  $L_{o1}$  and  $C_{o1}$ . the absence of an input diode bridge reduces the number of components and only one diode and one switch is present in the flowing current path, during each switching period. The bridges use the same gate signal.

The proposed topology of the single phase sepic rectifier with a voltage multiplier stage, which is based on the switched capacitor cell, is shown. The multiplier stage is built with  $C_s$ ,  $C_{o2}$ ,  $D_{e1}$ ,  $D_{e2}$ ,  $D_{e3}$ ,  $D_{o2}$ . At the DCM sepic rectifier stage, the capacitor  $C_{i1}$  has to reproduce the harmonics of the rectified input voltage [viii]. The proposed two diodes ( $D_{e1}$  and  $D_{e2}$ ) is used to divert the charge and uncharged of the switched capacitor  $C_s$  and  $C_{i1}$ . therefore the new switched capacitor cell maintains the voltage characteristics in  $C_{i1}$  similar to the classic sepic rectifier. Consequently, the proposed structure ensures an input current with lower distortion, multiplies the output voltage and preserves the voltage across semiconductors.

## IV. OPERATIONAL STAGES

Mode I:

During stage 1  $\Delta t_1$  (initial time period) in fig 1.1, the switches  $S_1$  and  $S_2$  are turned on and thus the diodes  $D_{e1}$  and  $D_{e2}$  are forward biased, while the diodes  $D_{e3}$  and  $D_{o1}$  and  $D_{o2}$  are reversed biased. The current passing through the inductor  $L_i$  and  $L_o$  increases and their values are given by the relation  $V_g/L_i$  and  $V_g/L_o$  respectively. The capacitor

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017

Cs is charged by the capacitor Co1, Cs1 is charged by the capacitor Co2 (they are parallel connected) and load Ro is fed by the capacitor Co1, Co2 and Co3.

Mode II:

During the stage 2  $\Delta t_2$  (second time period) in fig 1.2, the switches S1 and S2 are turned off, hence the diodes De3, Do1 and Do2 are forward biased and the diodes De1 and De2 are blocked. The previously energy stored in capacitor Cs and Cs1 and in the inductors Li and Lo are transferred to the load Ro capacitor Co2 is fed by the Cs and Co3 is fed by Cs1 because they are parallel connected and the current passing through Li and Lo are reduced continuously according to the relation  $-Vo/L_i$  and  $-Vo/L_o$  respectively.




Fig 1.4: Proposed Structure

Mode-III:

The time period  $\Delta t_3$  (stage-3) in fig 1.3 starts when the forward current in Do1 becomes null. In this stage, the capacitor Cs and the inductors Li and Lo maintain the energy transference to the capacitors C01, C02 and to the load Ro. this is an additional stage that does not occur on Sepic rectifier.

MODE IV:

The time period  $\Delta t_4$  starts (stage-4) in fig 1.4 start when the currents through input inductance ( $I_{Lmin}$ ) and output inductance ( $I_{Lomin}$ ) are equal, however with opposite signs. Therefore the forward current in diode Do2 is null and the converter is in the discontinuous conduction mode of Sepic. During this stage the capacitors Co1 and Co2 fed the load Ro.




Fig 1.41 Mode-1 Operation Of Proposed Structure

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017




Fig 1.42 Mode-2 Operation Of Proposed Structure




Fig: 1.43 Mode -3 Operation Of Proposed Structure




Fig: 1.44 Mode-4 Operation Of Proposed Structure




Fig:1.5 Input And Current Waveform Of Proposed Method

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017




Fig:1.6 Output Voltage Of Proposed Method




Fig:1.7 Switching Period Of Proposed Structure

The main ideal waveforms of the proposed converter for a switching period and for a grid period are illustrated in fig1.7 and fig1.8, respectively. The input voltage  $V_g$  and current  $i_{Li}$  of the converter are shown in the graph of fig1.8, while the output voltage  $V_o$  and the voltages across  $C_{o1}$  and  $C_{o2}$  are shown in the same graph. The rectifier has zero harmonics because the input current is in phase with the input voltage and it ensures the multiplication of the output voltage ( $V_{C01} = V_{C02}$  and  $V_{C0} = 2V_{C01}$ ). Currents and voltages in all components is shown for only one time period in fig 1.7.




Fig:1.8 Voltage And Current Waveforms Of Proposed Structure

### Design equations:

The static gain and the main equations for the design of passive components of the proposed hybrid rectifier are presented below. These equations allow the reproducibility of this design of this system with other specifications.

### Static gain:

The static gain of the proposed rectifier is defined by the ratio between output voltage ( $V_o$ ) and the input voltage peak ( $V_p$ ), as can be seen by the expression(1).



## International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017

$$G = \frac{V_0}{V_p} = D \sqrt{\frac{R_0(L_i + L_o)}{4L_i L_o f_s}} \quad (1)$$

### Inductors design:

The values of inductors  $L_i$  and  $L_o$  are showed in (2) and (3) equations, respectively. The inductor  $L_i$  is calculated from a ripple current specification. The output inductor  $L_o$  is obtained from the values of  $L_i$ , thus it ensures that the rectifier will operate in discontinuous conduction mode.

$$L_i = \frac{V_p D}{\Delta i_{L_i} f_s} \quad (2)$$

$$L_o = \frac{L_i R_o V_p^2 D^2}{2L_i V_o^2 f_s - R_o V_p^2 D^2} \quad (3)$$

The average and rms values of input and output inductor currents are presented in (4),(5)and (6)

$$I_{Lief} = \frac{\sqrt{6}}{24} \sqrt{\frac{D^3 V_p^2 (V_o^2 L_i D (12L_i + 24L_o) + L_o^2 (16V_o^2 - 9V_p^2 D^2))}{V_o^2 L_i^2 L_o^2 f_s^2}} \quad (4)$$

$$I_{Lomed} = \frac{D^2 V_p^2 (L_i + L_o)}{4V_o L_i L_o f_s} \quad (5)$$

$$I_{loef} = \frac{1}{24} \sqrt{\frac{V_p V_o L_i^2 (128 - 192D) + V_p^2 L_o D \pi (-27L_o a + 54L_i) + V_o^2 L_i^2 \pi (48 - 36D)}{V_o^2 L_i^2 L_o^2 f_s^2 \pi}} \quad (6)$$

### Capacitors design:

Equation (7) and (8) define, respectively. The capacitance value of capacitors  $C_{i1}$ ,  $C_{o1}$ ,  $C_{o2}$ ,  $C_{o3}$  and  $C_s$ ,  $C_{s1}$ . The capacitor  $C_{i1}$  is designed from the ripple voltage specification and capacitors  $C_{o1}$ ,  $C_{o2}$ ,  $C_{o3}$  and  $C_s$ ,  $C_{s1}$  are designed from the hold- up time.

$$C_{i1} = \frac{D^2 V_p [D(V_p L_o - V_o L_i) + 2V_o L_i]^2}{8V_o^2 L_i^2 L_o \Delta V_{cil} f_s^2} \quad (7)$$

$$C_s = C_{s1} = C_{o1} = C_{o2} = C_{o3} = \frac{2P_o t_{hut}}{V_o^2 - (0.9V_o)^2} \quad (8)$$

## V. SIMULATION CIRCUITS AND RESULTS

The prototype of the proposed hybrid bridgeless rectifier was implemented according to the specifications present in the table I. The simulation parameters used in the proposed structure is presented table II. The experimental results were obtained with the rectifier operating with output voltage in open loop and rated power.

Figure 1.5 presents the waveform of input current in phase with the input voltage. The harmonic spectrum of the input current is shown in figure, which has a total harmonic distortion, around 1.93%. thus it leads to power factor of 0.998.



## International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

**Vol. 6, Special Issue 3, November 2017**

Figure 1.6 presents the waveform of output voltage and output current. The average value of output voltage is about 550V and average output current is 1.35 A. thus the output power processed by rectifier is 728 W. Though the output voltage  $V_o$  and voltage across capacitors  $C_{o1}$ ,  $C_{o2}$  and  $C_{o3}$  are measured. As expected, the capacitor voltages are balanced and they are approximately half of the output voltage value. The voltage values across capacitors  $C_s$ ,  $C_{o1}$ ,  $C_{o2}$  and  $C_{o3}$  is noted that the values of these voltages are about 200V. The RMS value of current through  $C_s$  is about 9.55A and 3.79A, respectively. The voltage across switch S and diode  $D_{o1}$  is measured. The maximum voltage across switch is about 527.8 V while the maximum reverse voltage across the diode is about 555.1 V.

**Table-I Comparison Table Of Conventional And Proposed Specifications**

Specifications	Conventional values	Proposed values
Input peak voltage( $V_p$ )	311	311
Output voltage( $V_o$ )	400	550
Switching frequency( $f_s$ )	50hz	50hz
Maximum duty cycle(D)	0.35	0.35
Hold up time( $t_{hut}$ )	8.33ms	8.33ms
$C_{il}$ ripple voltage	20%	20%
$L_i$ ripple current	10%	10%

**Table-II Simulation Parameters**

Parameters	Values
Inductor $L_i$	6.67 mH
Inductor $L_o$	120 $\mu$ H
IGBT $S_1$ and $S_2$	SPW47N60C3(650 V/47 A)
Diodes $D_{o1}$ , $D_{o2}$ , $D_{e1}$ , $D_{e2}$ , $D_{e3}$ , $D_{e4}$ , $D_{e5}$	MUR860(600 V/8 A)
Capacitor $C_{il}$	2x470 nf/400V
Diodes , $D_1$ , $D_2$	IN5408(1000 V/3A)
Capacitors $C_{o1}$ , $C_{o2}$ , $C_{o3}$ , $C_s$ , $C_{s1}$	2x1 mf/250 V
Control circuit	UC235

### VI. CONCLUSIONS

This paper proposes a hybrid PWM dcm sepic rectifier with a modified switched capacitor cell. The resulting structure maintains the sepic rectifier characteristics and adds the multiplier characteristics of switched capacitor.

When compared to the conventional sepic rectifier, the proposed topology employs more components, however it supplies double gain in the output voltage. Therefore, the converter has potential to appliances in which a higher output bus is required.

The modified switched capacitor cell, proposed in this paper, ensured multiplying the output voltage of the converter and keeping the reproduction of the input rectified voltage harmonics on the capacitor of the sepic. The experimental results corroborate the adequate operation of the proposed hybrid rectifier, which drains practically sinusoidal current from mains with a total harmonic distortion nearly 1.93% and supplies double gain in the output voltage. Based on these beginnings it was verified the integration of classic rectifier sepic with switched capacitor



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 6, Special Issue 3, November 2017

## REFERENCES

- [1]. B. Singh et.al.(2003),“A review of single-phase improved power quality AC-DC converters”, IEEE Transactions on Industrial Electronics, vol. 50, no. 5, pp. 962 - 981.
- [2]. M. S. Ortmann et.al.(2009),“Concepts for high efficiency single-phase three-level PWM rectifiers”, in Proc. of IEEE Energy Conversion Congress and Exposition, pp. 3768 - 3775.
- [3]. D. S. L. Simonetti et.al.(1992),“Design criteria for SEPIC and Cuk converters as power factor preregulators in discontinuous conduction mode”, in Proc. of International Conference on Industrial Electronics, Control, Instrumentation and Automation, vol. 1, pp. 283 - 288.
- [4]. D. S. L. Simonetti et.al.(1997),“The discontinuous conduction mode Sepic and Cuk power factor preregulators: analysis and design”, IEEE Transactions on Industrial Electronics, vol. 44, no. 5, pp.630 - 637.
- [5]. E. H. Ismail (2009), “Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses”, IEEE Transactions on Industrial Electronics, vol. 56, no. 4, pp. 1147 - 1157.
- [6]. J. Sabzali et.al.(2011),“New bridgeless DCM Sepic and Cuk PFC rectifiers with low conduction and switching losses”, IEEE Transactions on Industrial Electronics, vol. 58, no. 9, pp. 4153 - 4160.
- [7]. M. Mahdavi, H. Farzanehfard (2011), “Bridgeless SEPIC PFC rectifier with reduced components and conduction losses”, IEEE Transactions on Industry Applications, vol. 47, no. 2, pp. 873 – 881.
- [8]. G. Tibola, I. Barbi (2013), “Isolated three-phase high power factor rectifier based on the SEPIC converter operating in discontinuous conduction mode”, IEEE Transactions on Power Electronics, vol. 28, no. 11, pp. 4962 - 4969.
- [9]. T. B. Lazzarin (2015),“Proposal of a modular three-phase SEPIC-DCM rectifier for small wind energy conversion systems”, in Proc. of 24th IEEE International Symposium on Industrial Electronics (ISIE), pp. 439 - 445.
- [10]. G. T. Sundar Rajan and C. Christofer Asir Rajan (2013), “Fuzzy Inference System Based Power Factor Correction of Three Phase Diode Rectifier using Field Programmable Gate Array”, American Journal of Applied Sciences, Volume 10 - Issue 9, pp. 986-999.
- [11]. G. T. Sundar Rajan and C. Christofer Asir Rajan (2011), “Input stage improved power factor of three phase diode rectifier using hybrid unidirectional rectifier”, in Proc. IEEE conf. on Nanoscience, Engineering and Technology – ICONSET, Sathyabama University, pp. 697 – 682, November 28 to 30, Chennai.
- [12]. V. Senthil Nayagam et.al.(2015),“Improved Power Factor at Input Stage of Pseudoboost Rectifier with Improved Switching Pattern”, International Journal of Applied Engineering Research, Volume 10, Number 6, pp. 5158 – 5164. ISSN 0973-4562.
- [13]. R.Hemaprithni and G.T.Sundar Rajan (2015), “Three Level Integrated AC to DC Converter fed DC Drive with Cascaded filter”, International Journal of Applied Engineering Research, Volume 10, Number 6, pp. 5140 – 5146. ISSN 0973-4562.
- [14]. D. Jayanthi, Dr. G.T.Sundar Rajan (2015), “A Novel Unity Power Factor At Input Stage Of Vienna Rectifier For Wind Energy Conversion System Using Fuzzy Logic”, International Journal of Applied Engineering Research, Volume 10, Number 6, pp. 5650 – 5655. ISSN 0973-4562.