

An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 1, March 2016

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics & Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

Energy Efficient Low Power Fir Filter Using Razor Flip Flop

V.P.Krishnammal^[1], Dr.V.Vijayakumari^[2], M.Sanjaykumar^[3], S.Ramesh^[3], S.Yuvaraj^[3]

Assistant Professor, Department of EIE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India^[1]

Associate Professor, Department of ECE, Sri Krishna College of Technology, Kovaipudur, Tamilnadu, India^[2]

UG Student, Department of EIE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India^[3]

ABSTRACT: Energy efficient low power FIR Filter using Razor FlipFlop, which aims to the increase energy efficiency in digital signal processing data paths without loss of robustness.. Timing errors are detected using razor flipflop on critical paths and it is used to control a dynamic voltage scaling control loop. The FIR filter using razor for every bit and the error bit is generated and one can overcome the error with the filter. The proposed filter can be used for any DSP/ASIC application. The proposed FIR filter is designed using Spice software andthe outcomes are compared with conventional FIR filter to show the significant improvement in its efficiency in terms of Voltage.

KEYWORDS: FIR Filter, Razor Flip Flop, Spice

I.INTRODUCTION

The fast-growing market of portable systems with thelimited batterylife requires for continued advancedin lowenergydesign. In this paper, we present the novel techniques that exploit special properties of DSP systems to reduce the energyconsumption. In conventional DSPdesigns, as in the other digitaldesign flows, timing correctness of all the operations are guaranteedby construction. Since in many DSP applications the bestquality of signal is not necessary but it is possible totolerate some of timing errors induced by lower *VDD*. If the scaling of roughvoltage can be made possible with only asmall, bounded quality loss and it can be lead to significantly reducedenergy consumption[1][2].

The following no of approaches is used to find DVS in DSP circuits, Dynamic voltage scaling approach (conventional method) In situ approach Algorithmic Noise Tolerance (ANT) approach Significance driven computation approach

II.RAZOR FLIP FLOP

The key idea of the Razorwas to purposely operate circuit at the sub-critical voltage and reduce the operating voltage by analyzing the errorrate. This eliminates the need for conservative voltage margins. The trade-off would be between the power penalties incurred from error correction against the additional powerattained from working at a lower supply voltage[3][4].



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 1, March 2016

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics &Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



Fig 1. Razor FlipFlop

Razor relies a combination of architectural and circuit-level methods for efficient error monitoring and correction of delay path failures. Fig 1 illustrates the concept for thepipeline stage. Socalled the shadow latch, controlled by delayed clock, augments each flipflop in the design. For the given clock pulse, if the combinational logic, meets the setup time for the main flip-flop for the clocks rising edge, then both the main flip-flop and shadow latch was latch the correct data. In Razor, the error signal at the XORgates output remains low, leaving the pipelines operation unaltered. If the combinational logic doesn't complete its computation in time, the main flip-flop will have latch an incorrect value, while the shadow latch will have latch the late-arriving correct value. The error signal would then go high, prompting restoration of the value from the shadow flip-flop latch into the main flip-flop[3][5]. The Razor Flipflop response is given in Fig 2.



III.FIR FILTER

"FIR" means "Finite Impulse Response". In Signal processing, a Finite Impulse Response (FIR) filter is a filter whose impulse response or response to any finite length input is finite duration.

In the normal case, the response is finite because there is no feedback in the FIR filter. A poor feedback guarantees the impulse response will be more finite. The FIR filter evaluates an output from a group of input samples. The group of input samples is manifold by a group of coefficients and then added together to generate the output as shown in Fig 3.

FIR filters are a key class of DSP functions. Efficient implementation in terms of silicon area and power consumption can be challenging for high-throughput programmable FIR accelerators, since they require many parallel Multiply-Accumulate (MAC) operations. An FIR filter is usually implemented by using a series of delays, multipliers, and adders to create the filter's output i.e.



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 1, March 2016

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics & Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

$$y[n] = \sum_{k=-M_1}^{M_2} b_k x[n-k]$$

Where both M_1 and M_2 are finite.

Theimplementation in software would involve sequential execution of FIR filters permits the filter functions to be processed in the same time that increases processing rate but less supple for changes. Thus, the proposed system offers both the flexibility and capability to create custom high performance systems.[7][8].



Fig 3. Linear Phase FIR Filter

Razor Flip-flops are added in the critical path in FIR Filter which is used to detect the timing error. Our proposed approach adds logic to each pipeline stage such that the individual multiply-accumulate operations, isolated by Razor flip-flop stages, prevent an erroneous tap contribution into the adder chain by bypassing the stage output using a Multiplexer and a delay register.

IV.RESULT AND DISCUSSION

We have designed Razor Flip Flop in Spice software. In that two D flip flop have been implemented for the design one main Flip Flop and another is shadow flip flop. Shadow flip flop is driven by a delayed clock pulse created using inverter output of main and shadow flip flop is compared using a XOR gate, output of the XOR gate is error signal which is the expected timing delay during the process CLK is the clock pulse, D is the data input to main and shadow flip flop, X is the output of shadow flip flop, ERROR is the expected timing delay. If the output of main and shadow flip flops are identical the XOR will be zero, if outputs are different it gives high output which is required error signal is shown in Fig 4 and Fig 5. The Response of FIR Filter and FIR Based Razor and response is shown in Fig 8.



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 1, March 2016

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics & Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



Fig 4.Razor FlipFlop



Fig 5 Response of Razor





Volume 5, Special Issue 1, March 2016

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

An ISO 3297: 2007 Certified Organization

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics & Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



Fig 7: Simulation result of FIR Filter



Fig8 FIR based Razor Flip Flop using Spice

| WITHOUT RFF(VOLTAGE) | WITH RFF(VOLTAGE) |
|----------------------|-------------------|
| 5.1 | 4.7 |
| 3.9 | 3.4 |
| 1.7 | 1.2 |
| 3.9 | 1.8 |

Table 1 Comparison of voltage in FIR with and without Razor Flip Flop

V.CONCLUSION

In many DSP applications numbers of complex multiplications are involved in FFT processor and Filter implementation, in which high speed performance is the main target. However, this may be achieved at the expense of area, power dissipation, propagation delay and accuracy. The FIR filter is designed using Razor for every bit, the error bit is generated and one can overcome the error with the filter. The designed Filter can be used for any DSP application. The results show that Razor based method used to reduce the Voltage and Filter efficiently in digital signal processing algorithms is achieved without error.



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 1, March 2016

National Conference on RecentTrends inElectronics and InstrumentationEngineering (NCRTE 2K16)

1st& 2nd March 2016

Organized by

Department of Electronics &Instrumentation Engineering, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

REFERENCES

1."Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms", Paul N. Whatmough, Student Member, IEEE, Shidhartha Das, Member, IEEE, David M. Bull, and IzzatDarwazeh, Senior Member, IEEE.," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., May 2012.

2. A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Ngyugen, N. James, and M. Floyd, "A distributed critical-path timing monitor for a 65 nm high-performance microprocessor," in *Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 398–399.*

3. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw, "RazorII: In situ error detection and correction for PVT and SER tolerance," *IEEE J. Solid-State Circuits, vol. 44, no. 1,* pp. 32–48, Jan. 2009.

4. D. Bull, S. Das, K. Shivashankar, G. Dasika, K. Flautner, and D. Blaauw, "A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation," *IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 18–31*, Jan. 2011.

5. 1.K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C.Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, "A 32-bit power PC systemon-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," *IEEE J. Solid-State Circuits, vol. 37, no. 11, pp.*1441–1447, Nov. 2002

6. Y. Liu, T. Zhang, and K. Parhi, "Computation error analysis in digital signal processing systems with overscaled supply voltage," *IEEE Trans.Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 4, pp. 517–526, Apr.*2010.

7. R. Hegde and N. Shanbhag, "A voltage over scaled low-power digital filter IC," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 388-391, Feb.2004.

8. B. Shim, S. Sridhara, and N. Shanbhag, "Reliable low-power digital signal processing via reduced precision redundancy," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 497–510, May* 2004.

9. K. Bowman, J. Tschanz, S. Lu, P. Aseron, M. Khellah, A.Raychowdhury, B. Geuskens, C. Tokunaga, C. Wilkerson, T. Karnik, and V. De, "A 45 nm resilient microprocessor core for dynamic variation tolerance," *IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 194–208, Jan.*2010