



Renewable Energy Based Diode Clamped Multilevel Inverter with Reduced number of switches for Drives Application

L.Sugasini

Assistant Professor, Dept. of Electronics and Instrumentation Engineering, Jerusalem College of Engineering, Chennai,
Tamilnadu, India

ABSTRACT: In this paper PV based diode clamped multilevel inverter (DC-MLI) with the reduced number of switches are presented. Reduced number of switches are employed in DC-MLI for generating seven levels of AC output. The proposed Converter (Buck Boost) voltage polarity is positive also voltage gain is squared times of the traditional Buck Boost converter. So it is used for wide range of positive output. In this proposed system Buck Boost converter's two switches are operating synchronously. In continuous conduction mode switch turn-on & turn-off periods are available. At the time of Switch-on period, two inductors are magnetized and two capacitors are discharged, during the switch-off period two capacitors are charged and two inductors are demagnetized. The switching losses and the voltage stress of power devices can be reduced in proposed multi-level inverter. The operating principles of proposed inverter and voltage balancing method of input capacitors are presented using MATLAB software and simulation results are presented.

KEYWORDS: PV system, Buck Boost converter, Diode clamped multilevel inverter, Single phase induction motor.

I. INTRODUCTION

In the current scenario, because of the environmental problems and restricted fossil resources, the demand for renewable energy is increasing. To fulfill this growing demand, Solar (PV), fuel cell and Wind energy (WT) systems became the necessary integral part of grid connected renewable energy systems (RES). Harnessing of power from the PV systems contributes to clean power generation. This contribution makes it wide spread in the current international atmospheric condition. Long lasting, high efficiency and pollution free power generation are the benefits of PV systems. In section II and III discussed about the diode clamped multi-level inverter and buck boost converter design and operation. In section V discussed about the simulation and its results.

II. DIODE CLAMPED MULTI LEVEL INVERTER

Figure 1 shows the planned novel topology utilized in the seven level inverter, input resistor consists of 3 series capacitors C1, C2, and C3. The divided voltage is transmitted to H-bridge by four MOSFET, and 4 diodes. The voltage is sent to output terminal by H-bridge that is formed by four MOSFET. The planned structure electrical converter generates seven levels AC output voltage with the suitable gate signals style.

The required seven voltage output levels (+/-1/3Vdc, +/-2/3Vdc, +/-Vdc, 0) square wave generated as follows:

- 1) To get a voltage level $V_o = 1/3V_{dc}$, S1 is turned on at the positive 0.5 cycle. Energy is provided by the capacitor C1 and also the voltage across H-bridge is 1/3Vdc. S5 and S8 is turned on and also the voltage applied to the load terminals is 1/3Vdc.
- 2) To get a voltage level $V_o = 2/3V_{dc}$, S1 and S4 square wave returned on. Energy is provided by the electrical device C1 and C2. The voltage across H-bridge is 2/3Vdc. S5 and S8 is turned on and also the voltage applied to the load terminals is 2/3Vdc.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

3) To get a voltage level $V_o = V_{dc}$, S1 and S2 square measure turned on. Energy is provided by the electrical device C1, C2, and C3. The voltage across H-bridge is V_{dc} . S5 and S8 is turned on and the voltage applied to the load terminals is V_{dc} .

4) To get a voltage level $V_o = -1/3V_{dc}$, S2 is turned on at the negative 0.5 cycle. Energy is provided by the capacitor C3 and also the voltage across H-bridge is $1/3V_{dc}$. S6 and S7 is turned on and therefore the voltage applied to the load terminals is $-1/3V_{dc}$. Fig. half dozen shows this path at this mode.

5) To come up with a voltage level $V_o = -2/3V_{dc}$, S2 and S3 square measure returned on. Energy is provided by the condenser C2 and C3. The voltage across H-bridge is $2/3V_{dc}$. S6 and S7 is turned on, the voltage applied to the load terminals is $-2/3V_{dc}$.

6) To come up with a voltage level $V_o = -V_{dc}$, S1 and S2 square measure turned on. Energy is provided by the condenser C1, C2, and C3, the voltage across H-bridge is V_{dc} . S6 and S7 is turned on, the voltage applied to the load terminals is $-V_{dc}$.

7) To come up with a voltage level $V_o = \text{zero}$, S5 and S7 square measure turned on. The voltage applied to the load terminals is zero.

Table I & II shows the components comparison of seven level inverters and the voltage stress of different inverters, Table III lists the shift mixtures at totally different output levels.




Fig. 1DC MLI topology

TABLE I

COMPONENTS COMPARISON BETWEEN FOUR DIFFERENT SEVEN-LEVEL INVERTERS

	Proposed	Diode-clamped	Capacitor-Clamped	Cascaded multicell
Input sources	1	1	1	3
Input capacitors	3	6	2	3
Clamped capacitors	0	0	5	0
Power switches	8	12	12	12
Diodes	4	10	0	0



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

TABLE II

VOLTAGE STRESS COMPARISON BETWEEN FOUR DIFFERENT SEVEN-LEVEL INVERTERS

	Proposed	Diode-clamped	Capacitor-Clamped	Cascaded multicell
Input sources	V_o	$2V_o$	$2V_o$	$V_o/3$
Input capacitors	$V_o/3$	$V_o/3$	$V_o/2$	$V_o/3$
Power switches	V_o	$V_o/3$	$V_o/3$	$V_o/3$
Diodes	$2V_o/3$	$3V_o/2$	N/A	N/A

TABLE III

SWITCHING COMBINATIONS REQUIRED TO GENERATE THE SEVEN-LEVEL OUTPUT VOLTAGE WAVEFORM

Output voltage V_o	Switching combinations							
	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8
$1/3 V_{dc}$	on	off	off	off	on	off	off	on
$2/3 V_{dc}$	on	off	off	on	on	off	off	on
V_{dc}	on	on	off	off	on	off	off	on
$-1/3 V_{dc}$	off	on	off	off	off	on	on	off
$-2/3 V_{dc}$	off	on	on	off	off	on	on	off
$-V_{dc}$	on	on	off	off	off	on	on	off
0	off	off	off	off	on	off	on	off

The carriers compare with a reference sine waveform v_{sin} to get signal of switches. The frequency of carrier is switching frequency of inverter. The method to determine switch signals in Fig. 2 are as follow,

- (a) $v_{sin} < 0$ and $v_{sin} > v_{tri2} \rightarrow S_2$ is turned on
- (b) $v_{sin} > v_{tri4} \rightarrow S_4$ is turned on
- (c) $v_{sin} < v_{tri8} \rightarrow S_7$ is turned on
- (d) $v_{sin} > v_{tri8} \rightarrow S_8$ is turned on
- (e) $v_{sin} > 0$ and $v_{sin} < v_{tri1} \rightarrow S_1$ is turned on
- (f) $v_{sin} < v_{tri3} \rightarrow S_3$ is turned on
- (g) $v_{sin} > v_{tri6} \rightarrow S_5$ is turned on
- (h) $v_{sin} < v_{tri6} \rightarrow S_6$ is turned on




Fig. 2 SPWM

III. BUCK BOOST CONVERTER

The circuit configuration of the new transformerless buck–boost converter, that consists of 2 powerswitches (S1 and S2), 2 diodes (D1 and D0), 2 inductors (L1 and L2), 2 capacitors (C1 and C0), and one resistive load R. Power switches S1 and S2 are unit controlled synchronously. According to the state of the facility switches and diodes, some typical time-domain waveforms for this new transformerless buck–boost converter in operation in CCM are displayed in Fig. 3, and the attainable operation states for the planned buck–boost converter are shown in Fig. 3. For mode 1 it denotes that the power switches S1 and S2 are turned on, whereas the diodes D1 and D0 don't conduct. Consequently, each the electrical device L1 and the electrical device L2 are magnetized, and each the charge pump capacitor C1 and also the output condenser C0 are discharged. For mode 2 it describes that the power switches S1 and S2 are turned off whereas the diodes D1 and D0 conduct for its forward-biased voltage. Hence, each the electrical device L1 and also the electrical device L2 are demagnetized, and each the charge pump capacitor C1 and the output condenser C0 square measure charged. Here, so as to change the circuit analyses and deduction, we assumed that the converter operates in steady state, all elements are ideal, and every one capacitors square measure giant enough to stay the voltage across them constant. Fig 4 shows the switching configuration of buck boost converter.




Fig. 3 Proposed Buck Boost converter topology




Fig. 4 switching pulse of buck boost converter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

IV. SIMULATION RESULTS AND DISCUSSION

In the fig 5, it shows the simulation diagram of proposed system. In this system pv panels are connected in series to achieve the required output voltage. PV panel output voltage depends on the solar irradiation and temperature. By changing irradiance and temperature, the output voltage is varied. Buck Boost converter is used to increase or decrease the voltage. If the generated voltage is less means, boost operation performed to step up the output voltage otherwise generated voltage is high means, to step down using buck operation also it get positive output. Diode clamped multilevel inverter is used to get staircase waveform. Diode Clamped –Multi Level Inverter havereduced number of switches for getting seven levels output waveform. Filters are used to get pure sinusoidal wave form & without any distortion. Simulation results shows the output voltage of PV panel and boost converter. System output voltage and current wave form can be shown in fig .9.

The filter circuit consist of capacitor of range 200 μ F and inductor of range 5mH which used to eliminate the ripple content present in the output waveforms. The output of the buck-boost converter is depends on the inductors L1 and L2 of range 1mH and 3mH respectively. The dc link capacitor of 20 μ F is supplied to the multi-level inverter and it can gives the output for the ac load which can be fed to the drives or lamp as the consumer wish. The dc link is divided into three parts and the range will be 100mF which eliminate the ripple content present in the dc supply voltage also these capacitors are used to increase the levels of the multi-level inverter. The proposed system generated the maximum of seven levels in the generated waveforms. The output is fed to the single phase capacitor start induction motor.




Fig. 5 Simulation of proposed system




Fig. 6 output waveform of PV voltage and current




Fig. 7 Output waveform of Boost converter and PV panel




Fig. 8 Seven level output voltage waveform




Fig. 9 Filtered output voltage waveform

V.CONCLUSION

A seven level diode clamped multilevel inverter is designed with reduced number of switches and implemented in this paper. The main part of this proposed configuration is to reduce the number of power electronic switches. The reduction of power device is proved by compare with traditional structures. Buck boost converter is normally generate negative output but hear simulated positive output. Also reduced number of switches will reduce system cost and harmonics. Experimental results shows the full load efficiency is 96.8%.

REFERENCES

- [1] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless Single-Phase Multilevel-Based Photovoltaic Inverter," *IEEE Trans. on Industrial Electronics*, vol. 55, no. 7, pp. 2694-2702, 2008.
- [2] S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel Inverter Topologies for Stand-Alone PV Systems," *IEEE Trans. on Industrial Electronics*, vol. 55, no. 7, pp. 2703-2712, 2008.
- [3] W. Yu, J. S. Lai, H. Qian, and C. Hutchens, "High-Efficiency MOSFET Inverter with H6-Type Configuration for Photovoltaic Nonisolated AC-Module Applications," *IEEE Trans. on Power Electronics*, vol. 26, no. 4, pp. 1253-1260, 2011.
- [4] R. A. Ahmed, S. Mekhilef, and W. P. Hew, "New multilevel inverter topology with minimum number of switches," in *Proc. IEEE TENCON*, pp. 1862-1867, 2010.
- [5] M. R. Banaei and E. Salary, "New Multilevel Inverter with Reduction of Switches and Gate Driver," in *Proc. IEEE IECC*, pp. 784-789, 2010.
- [6] N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System," *IEEE Trans. on Industrial Electronics*, vol. 58, no. 6, pp. 2435-2443, 2011.
- [7] K. Hasegawa and H. Akagi, "A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter," *IEEE Trans. on Industrial Applications*, vol. 47, no. 2, pp. 841-852, 2011.
- [8] T. Ito, M. Kamaga, Y. Sato, and H. Ohashi, "An Investigation of Voltage Balancing Circuit for DC Capacitors in Diode-Clamped Multilevel Inverters to Realize High Output Power Density Converters," in *Proc. IEEE ECCE*, pp. 3675-3682, 2010.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 7, July 2016

- [9] A. Shukla, A. Ghosh, and A. Joshi, "Flying-Capacitor-Based Chopper Circuit for DC Capacitor Voltage Balancing in Diode-Clamped Multilevel Inverter," *IEEE Trans. on Industrial Electronics*, vol. 57, no. 7, pp. 2249-2261, 2010.
- [10] C. L. Xia, X. Gu, T. N. Shi, and Y. Yan, "Neutral-Point Potential Balancing of Three-Level Inverters in Direct-Driven Wind Energy Conversion System," *IEEE Trans. on Energy Conversion*, vol. 26, no. 1, pp. 18-29, 2011.
- [11] K. Sano and H. Fujita, "Voltage-Balancing Circuit Based on a Resonant Switched-Capacitor Converter for Multilevel Inverters," *IEEE Trans. on Industrial Applications*, vol. 44, no. 6, pp. 1768-1776, 2008.
- [12] Suroso and T. Noguchi, "New Generalized Multilevel Current-Source PWM Inverter with No-Isolated Switching Devices," in *Proc. IEEE PEDS*, pp. 314-319, 2009.
- [13] N. Vazquez, H. Lopez, C. Hernandez, E. Vazquez, R. Osorio, and J. Arau, "A Different Multilevel Current-Source Inverter," *IEEE Trans. on Industrial Electronics*, vol. 57, no. 8, pp. 2623-2632, 2010.
- [14] K. A. Tehrani, I. Rasoanarivo, H. Andriatsioharana, and F. M. Sargos, "A new multilevel inverter model NP without clamping diodes," in *Proc. IEEE IECON*, pp.466-472, 2008.
- [15] G. Ceglia, V. Grau, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, A. Millan, and M. I.Gimenez, "A New Multilevel Inverter Topology," in *Proc. Devices, Circuits and Systems*, vol. 1, pp. 212-218, 2004.