

Modified Five Level Inverter

Megha H¹, Saurabh P George², Sherin A Khadar³, Ansar Jamal⁴B. Tech Student, Dept. of EEE, Ilahia College of Engineering and Technology, Ernakulam, Kerala, India¹B. Tech Student, Dept. of EEE, Ilahia College of Engineering and Technology, Ernakulam, Kerala, India²B. Tech Student, Dept. of EEE, Ilahia College of Engineering and Technology, Ernakulam, Kerala, India³Assistant Professor, Dept. of EEE, Ilahia College of Engineering and Technology, Ernakulam, Kerala, India⁴

ABSTRACT: Multilevel Inverter is very efficient alternative for Medium voltage and High power applications. The demand for Multilevel Inverter is increasing now-a-days since it is impossible to connect the power semiconductor switch to high voltage network directly. One of the most important features of the multilevel Inverter is that as the number of level increases, the THD (Total Harmonic Distortion) in these output-voltage waveform decreases. This paper presents the CHB (Cascaded H-bridge) with equal and unequal dc voltage and their comparison. In order to obtain the increased voltage level Cascaded H-bridge with unequal DC voltage is beneficial than Cascaded H-bridge with equal DC voltage. But there are some disadvantages associated with Cascaded H-bridge with unequal DC voltage. Multilevel Inverter consists of the H-bridges connected in cascade (series). The number of the H-bridge connected in series increases with the increased number of levels. The structure of Cascaded H-bridge is simple as compared to other types of Multilevel Inverter as it does not require clamping diodes and flying capacitors. The advantage of using H-bridge is that both positive and negative level at the output is obtained. This is called the Developed Cascaded H-bridge Inverter. Reduction in the number of power switches, driver circuits and dc voltage sources are advantages of the Developed Single-Phase Cascaded H-bridge Inverter. Since reduced number of components is required in each H-bridge therefore cost and losses are reduced resulting in increased efficiency. With the increased efficiency maximum output is obtained.

KEYWORDS: Multilevel inverter features, Modified fivelevel inverter, Total harmonic distortion, SPWM

I.INTRODUCTION

A Power inverter or inverter is an electronic device or circuitry that changes direct current (DC) to Alternating Current (AC). Figure 1.1 shows a conventional two-level inverter. Two level inverter creates two different output voltages V_{dc} and $-V_{dc}$ when fed with a DC voltage V_{dc} . To build an AC output voltage, these two voltages are usually obtained using Pulse Width Modulation (PWM). Though this method is effective, yet it creates harmonic distortions on the output voltage, Electro Magnetic Interference (EMI) and high dv/dt . The concept of multilevel inverter is not just creation of output waveform with two levels. Instead different voltage levels are added and higher levels are generated to get a stepped waveform as shown in Figure 1.2. As the number of levels increases, more smoother will be the output waveform. It also has advantages like low harmonic distortion, low dv/dt and less EMI. But, in order to increase the number of levels, more number of components is required and same will make the circuit complex and congested. However the cost of production will also increase.




Fig: 1.1. One leg of a two level inverter and output waveform




Fig: 1. 2, 3, 5 and 7 level output waveforms of MLI which has been triggered at fundamental frequency

There are several types of multilevel inverters: cascaded H-bridge (CHB), neutral point clamped, flying capacitor and others. In particular, among these topologies, CHB inverters have been focused because of their modularity and simplicity. Various modulation methods can be applied to CHB inverters. CHB inverters can also increase the number of output voltage levels easily by increasing the number of H-bridges. However, if the number of output voltage levels is increased, the number of switching devices is also increased, which makes a multilevel inverter more complicated.

The concept of multilevel inverter (MLI) can be better explained using a conventional 3-level inverter as given in Fig 1.3. It is called as 3-level inverter because each phase of it can generate 3 levels of output $+V_{dc}/2$, 0 , $-V_{dc}/2$. A three level inverter is very much similar to conventional two level inverter but there are twice as many valves per phase leg. Clamping diodes are also present in this topology and it is connected to the neutral midpoint between two capacitors. The function of the capacitor is to divide the input DC voltage. Here input is V_{dc} , and across each capacitor $V_{dc}/2$ will be obtained. By switching the two switches which are closest to the midpoint, a zero voltage level can be achieved. And now, if the number of valve pairs is increased, the number of levels will also increase. But, in such cases, the component count will increase. That means the number of clamping diodes and coupling capacitors will increase.

When it is compared with conventional inverter the most attractive features of MLI include low harmonic distortion, low voltage stress (dv/dt), can generate smaller common mode voltage and can be operated with lower switching frequencies. By reducing the switching frequency, switching losses can be reduced which is significant in case of inverters. The Multilevel inverter topologies that are investigated in this work are: Neutral- Point Clamped Multilevel Inverter (NPCMLI), Capacitor Clamped Multilevel Inverter (CCMLI), and Cascaded Multicell Inverter (CMCI).

II. MULTILEVEL INVERTER FEATURES

Multilevel converters have received increased interest recently for high-power and medium-voltage applications. They can synthesize switched waveforms with lower levels of harmonic distortion compared to a two-level converter. The multilevel concept is used to decrease the harmonic distortion in the output waveform without decreasing the inverter power output. Multilevel inverters include an array of power semiconductors and capacitor voltage sources, the output of which generate voltages with stepped waveforms. The commutation of the switches permits the addition of the capacitor voltages, which reach high voltage at the output, while the power semiconductors must withstand only reduced voltages. The most attractive features of multilevel inverters are as follows:

- 1) They can generate output voltages with extremely low distortion and lower dv/dt.
- 2) They draw input current with very low distortion.
- 3) They generate smaller common-mode (CM) voltage, thus reducing the stress in the motorbearings. In addition, using sophisticated modulation methods, CM voltages can beeliminated.
- 4) They can operate with a lower switching frequency.

By increasing the number of levels in the inverter, the output voltages have more steps generating a staircase waveform, which has a reduced harmonic distortion. However, a high number of levels increases the control complexity and introduces voltage imbalance problems. Three different topologies have been proposed for multilevel inverters: diode-clamped (neutral-clamped); capacitor- clamped (flying capacitors); and cascaded multicell with separate dc sources.

In addition, several modulation and control strategies have been developed or adopted for multilevel inverters including the following: multilevel sinusoidal pulse width modulation (PWM), multilevel selective harmonic

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

elimination, and space-vector modulation (SVM). Three major types of MLIs applied in industrial applications are flying capacitor, diode clamped and H-bridge converter with separate DC sources. Flying capacitor type multilevel inverters are not widely used because of its bulk nature due to the presence of a large number of capacitors, diode clamped multilevel inverters have the highest cost of implementation compared to flying capacitor and cascaded H-bridge multilevel inverters.

Cascaded H-bridge multilevel inverter is simpler than diode clamped and flying capacitor multilevel inverter topologies because of some advantages such as automatic voltage sharing, smaller switching stresses, low switching redundancy and requirement of least number of components, no high rated capacitors and diodes. Main disadvantage of cascaded H-bridge multilevel inverter is that for increasing the number of levels of output voltage, number of DC input sources is to be increased, since for the operation of cascaded H-bridge multilevel inverters separate DC sources are required for each H-bridge and at the same time number of switches is also increasing. For example, to obtain a five level inverter output, number of input DC sources required is two and the number of switches is eight, this is not so advantages. These drawbacks can be overcome by using a single source multilevel inverter with reduced number of switches which is suitable for multi string solar panel applications.

III. MODIFIED FIVELEVEL INVERTER

Fig.3.1. shows a 5-level transistor clamped MLI in which a normal H-Bridge inverter and an auxiliary circuit which consisting of a single switch is combined. The power circuit of Transistor Clamped H-Bridge (TCHB) multilevel inverter is such that it can produce more output levels with reduced number of power switches. The number of switches is reduced in TCHB topology, so the size of device is reduced, stress is reduced, and also THD is reduced.




Fig: 3.1. Modified five level inverter circuit

TCHB topology needs only one source. So, in PV applications TCHB is better. Fig: 3.1 have only five switches. And they provide five level output. The arrangement shown in this figure is considered as a cell. And cascading of this cell provides more number of outputs.

Modes of operation

The required five output voltage levels are generated as follows:

1) Level V_{dc} : S2 is in ON state, connects the load positive terminal to V_{dc} , and S5 is in ON state, connects the load negative terminal to ground. The other switches are OFF thus the applied voltage to the load terminals is V_{dc} . Fig. 3.2 shows the current paths at this stage.




Fig: 3.2. Generation of V_{dc} voltage level and load current path

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

2) Level $V_{dc}/2$: The auxiliary switch, S1 and S5 is ON and the other controlled switches are OFF; the voltage applied to the load terminals is $V_{dc}/2$. Fig. 3.3 shows the current paths at this stage.




Fig: 3.3. Generation of $V_{dc}/2$ voltage level and load current path

3) Zero output: The two main switches S3 and S5 are ON, short-circuiting the load. All other controlled switches are OFF; the voltage applied to the load terminals is zero. Fig. 3.4 shows the current paths at this stage.




Fig: 3.4. Generation of zero voltage level and load current path

4) Half-level negative output, $V_{dc}/2$: The auxiliary switch, S1 is ON and S4 is ON and the other controlled switches are OFF; the voltage applied to the load terminals is $-V_{dc}/2$. Fig. 3.5 shows the current paths at this stage.




Fig: 3.5. Generation of $-V_{dc}/2$ voltage level and load current path

5) Maximum negative output: S4 is ON and S3 is ON and the other controlled switches are OFF; the voltage applied to the load terminals is $-V_{dc}$. Fig. 3.8 shows the current paths at this stage.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Fig: 3.6. Generation of -Vdc voltage level and load current path

Control scheme

A single carrier multi reference PWM technique is used to generate the switching signals. A five level inverter requires four high frequency carrier signals and one reference signal for a multi-carrier SPWM. A multi-reference single carrier SPWM requires two reference signals and single high frequency carrier signal for obtaining a five level inverter. Here both the reference signals are compared with a carrier signal. The reference signals had the same frequency and amplitude and were in phase with an offset value that was equivalent to the amplitude of the carrier signal. The reference signals were each compared with the carrier signal.

In this topology five level output voltage is obtained by reduced number of switches compared to that of conventional cascaded H-Bridge multilevel inverter.




Fig: 3.7. Switching pattern for generating 5-level PWM output voltage.

Two reference signals V_{ref1} and V_{ref2} will take turns to be compared with the carrier signal at a time. If V_{ref1} exceeds the peak amplitude of the carrier signal $V_{carrier}$, V_{ref2} will be compared with the carrier signal until it reaches zero. At this point onwards, V_{ref1} takes over the comparison process until it exceeds $V_{carrier}$. This will lead to a switching pattern as shown in Fig.3.7. Switches S_1 - S_3 will be switching at the rate of the carrier signal frequency while S_4 and S_5 will operate at a frequency equivalent to the fundamental frequency.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

Table: 3.1. level Inverter output voltage during s1–s5 switch on and off

LEVELS	S1	S2	S3	S4	S5	OUTPUT VOLTAGE
1	0	0	1	0	1	0
	0	0	0	1	1	
2	1	0	0	0	1	+V _{pv} /2
3	0	1	0	0	1	+V _{pv}
4	1	0	0	1	0	-V _{pv} /2
5	0	0	1	1	0	-V _{pv}

The switching states of TCHB inverter is given in table: 3.1. The triggering of switches can be done by using PWM method in simulation. The hardware implementation of such inverters is also done by the help of these switching states.

IV. RESULT AND DISCUSSION

Here single sine wave and two carrier waves are used for the purpose of pulse generation.




Fig: 4.1 Pulse waveform of five level inverter switches.

The pulses obtained from the PWM technique is given in fig: 4.1 These pulses are given to the switches S1-S5, to obtain the corresponding five level output voltage. That means the conversion of DC voltage to AC can be done by the help of these pulses.




Fig: 4.2 Output voltage waveform of five level of inverter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Fig: 4.3 Output current waveform of five level inverter

Output voltage and current waveforms are shown in fig: 4.2 and fig: 4.3 respectively. Five levels are clearly obtained in the output. And each levels are equal in magnitude.




Fig: 4.4 THD of five level inverter

The THD of basic cell shown in fig: 4.4 According to this the value of THD is 21.07%, which means, this is a high distorted wave. However the presence of even harmonics is less

VI.CONCLUSION

Thus Through this section we learned about different multilevel inverter topologies, different modulation techniques and are analyzed related to our project. The proposed inverter is simulated and output is verified. In symmetrical and asymmetrical cascading methods, same number of switches is used. But the output levels are different because of the cascading method.

Experimental results indicate that the THD of the modified five level inverter is much lesser than that of the conventional five-level inverter. The number of switches used in twenty five level inverter is less and so the switching stress and development cost can be reduced.

The advantages of proposed topology are:

- Harmonics distortion is very low
- Reduced cost
- Reduce heat loss
- Reduce switching loss
- Increase efficiency
- High voltage capability with voltage limited devices

The levels of inverter output can be increased by adding more cells to the inverter circuit. The only criterion is that the nearer cells have voltage ratio 1:5. By using this way the THD of output voltage can be reduced and also get perfect AC as output.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

REFERENCES

- [1] K. R Jeyraj Selvaraj and Nasrudin A.Rahim., “.Multilevel Inverter for Grid Connected PV System Employing Digital PI controller” IEEE Transaction on Industrial Electronics, Vol. 56, No. 1, January, 2009.
- [2] Brendan Peter McGrath Donald Grahame Holmes.and Thierry Meynard, “.Reduced PWM Harmonic Distortion for Multilevel Inverters Operating Over a Wide Modulation Range” IEEE Transaction on Industrial Electronics, Vol. 21, No. 4, July, 2006.
- [3] Giampaolo Buticchi, David Barater, Emilio Lorenzani, Carlo Concari and Giovanni Franceschini. “.A Nine level Grid-Connected Converter Topology for Single-Phase Transformerless PV Systems” IEEE Transaction on Industrial Electronics, Vol. 61, No. 8, August,2014.
- [4] Brendan Peter McGrath and Donald Grahame Holmes., “.Multicarrier PWM Strategies for Multilevel Inverters” IEEE Transaction on Industrial Electronics, Vol. 49, No. 4, August, 2002.
- [5] Rashid M. H., 2004. *Power Electronics: Circuits, Devices, and Applications*, 3rd edition Englewood Cliffs, NJ:Prentice-Hall.
- [6] Sravan Kumar Padala and Vikas Kathepalli “.The Detailed Description of multilevel Inverters with Elimination of Higher Order Harmonics and Calculation of Switching Losses Using Matlab” International Journal of Electrical, Electronics and Data Communication, ISSN: 2320-2084, Vol. 1, Issue-9, Nov-2013.
- [7] P Vaishnavi and Dr. R Seyezhai, “.Analysis of PWM strategies for a Single-Phase Multilevel Inverter with Reduced Number of Switches for PV Applications” International Journal of Innovative Research in Computer and Communication Engineering, Vol. 2, Issue. 11, November, 2014.
- [8] Karthika N, Sangari A and Umamaheswari R, “.Performance Analysis of multilevel Inverter with DC Link Switches for Renewable Energy” International Journal of Innovative Technology and Exploring Engineering (IJITEE), Vol. 2, Issue-6, May,2013.