



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

Effective Use of Cache Memory in Multi-Core Processor

R.Radhika¹, A.Vichitra², P.Sreemathy³, B.Subashree⁴

Associate Professor, Dept. of ECE, S.A Engineering College, Chennai, Tamilnadu, India¹

UG Student, Dept. of ECE, S.A Engineering College, Chennai, Tamilnadu, India²

UG Student, Dept. of ECE, S.A Engineering College, Chennai, Tamilnadu, India³

UG Student, Dept. of ECE, S.A Engineering College, Chennai, Tamilnadu, India⁴

ABSTRACT: Generally the CPU has fetch, decode, and execute operation. Most of today's multi-core processors feature shared caches. In shared caches the caches are splitted into blocks and are used randomly by each core in a multi-core processor. Because of this there is severe delay experienced by each core and the processing speed is also reduced. This happens due to more time taken for read operation of memory and CPU. The problem faced by such architectures is cache contention. So far the time required for fetching is more when compared to the execution process. The fetching time must be reduced. Hence to address this problem, we have implemented a program that allows the usage of cache memory for each core of a processor at same time. In our concept, we execute all jobs of each core by parallel processing. It is observed that the delay, power consumption and the memory usage is also reduced effectively, when cache memory is used parallely used by all cores.

KEYWORDS: Multi-core processor, cache memory, parallel processing, cache hit, cache miss, multi-core threading

I.INTRODUCTION

A multi-core processor has two or more cores. Each cores of the processor executes instructions like an individual computer. The real processors are still on one chip. On this chip every core looks mostly similar like others. There are variety of cores which work in parallel manner. A dual-core processor uses two independent . A quad-core processor uses four different microprocessors. It is clear from the content that, the processor name is based on how many microprocessors are being used on the chip. We use central processing unit, main memory, caches in this method. Our main aim is to minimize the delay and power consumption. And due to this the memory is utilized in an efficient manner.

II.RELATED WORKS

Author [1] N. Ramasubramanian one of the important factors that influence execution time of a program is the cache access time. Cache memory uses two sides in which one is rapid memory and another is lagging memory unit. Cache memory helps in rapid process of data, there is interest to understand the result of cache processing execution .The advancement in cache has included many cache levels and size increase. Ancient single-core systems had a improved cache model where the present multicore systems uses sharing process for cache memory. Hence due to this sharing and increase in the cache level, the cache execution time increases and tries to absorb a greater percentage of memory execution time.

Author [2] Praveena Chauhan This paper has a set associative cache memory with 4 way and observing the cache hit and cache miss process. A cache controller has been implemented with a small size of 2K byte and with 16 bytes of

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

block size. Main memory has 4K byte and it is been noted. The simulation has been completed using Xilinx Synthesis Tool (XST) with spartan3 FPGA device. The simulator has functional verification of the implemented code. The maximum output execution time is which is pause-time after clock is 0.78ns and minimum input access time before clock arrival, which is initial-time for implemented module is 1.69ns. The clock frequency is 259.209MHz. The implementation has also been simulated in Cadence RTL Compiler tool. Hence, output of the implemented cache controller is completed in Cadence Encounter Digital Implementation tool and the file has been produced. The designed cache controller absorbs 5.576mW of power.

III. PROPOSED SYSTEM

In this work, we propose a simulation based technique to reduce the fetching time. This is done by using multicore processor with cache memory which is shared by all cores at different time for each application. By doing this the execution speed is increased and makes the application more efficient thereby cache contention is also reduced. To make use of the cache memory for efficient use of the multi-core processor. To parallelly execute all the operations of each core in a processor by using cache memory and hence to reduce the delay and power consumption. The another objective is to reduce the memory usage effectively by parallel processing of all cores. To decrease the fetching time and increase the speed of execution for better usage of multi-core architecture.

IV. CACHE MEMORY

A cache is device that exploits both spatial and temporal locality. It simultaneously keeps a copy of updated relevant objects in a greater process storage place than the objects that are stored by themselves. The module functions on copies that present in the cache in place of functioning straightly on the objects, with a result increase in performance. The cache has duty for producing changes to the copies to send back to the objects stored. During the ancient years caches have caches have a similar place across a world wide of computer systems. This was implemented to help many engineers and scientists. Here we consider only a basic knowledge of cache and computer system implementation.




Figure 1: Cache Execution Steps

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

But, this is a developed method on implementation of cache that take the user through a implementation of separate major memory variables and their dependencies. It not only provides the data on the process of machines, and it also provides complete computations of data. In previous period, cache implementation has randomly taken a last place to CPU implementation, the cache system is implemented to match the condition given by the CPU design. The execution time is most importantly minimized when the cache design influence the design of CPU.

A. Cache miss




Figure 2: Cache Miss

B. Cache hit




Figure 3: Cache Miss




Figure 4: Simulation of Cache Memory

V. MAIN MEMORY

It is the memory where the data or instruction is actually present. It has lowest level in the memory hierarchy. The data has to be brought into the cache from the main memory as and when required by the processor. The main memory of 4K byte i.e. 4096 bytes have been designed to check the functionality of cache controller. Each location of main memory consists of 1byte i.e. 8 bits. Hence, there are total 4096 locations in the main memory in each location of

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

memory is accessed by a 12 bit address line. There are two separate data lines for input and output. The input data line is of 8 bits whereas the output data line is of 128 bits. The requirement of 128 bit data line for output will be described in the operation.

The architecture of main memory is simple as compared to cache memory. Whenever there is a miss in the cache during read operation the address coming from the processor will be forwarded to the main memory with the help of cache controller. After the address arrives, the whole block of data consisting of 128 bits will be forwarded to the cache. This 128 bits data not only consists of the required data by the processor, but the neighboring data is also provided to the cache keeping in view the property of locality of the cache. In case of write operation, if there is a hit in cache, the data will be written to the cache as well as main memory by write through policy. If there is a miss, the data will be written directly to the main memory.




Figure 6: Simulation of Main Memory

VI. MULTI-CORE

A multi-core processor has more than two separate real processing units (called "cores"), which are the units that are used for fetching and writing modules. While a processor has more than one core to access all the required functions of a system, its processor is needed to be a multi-core processor. In other words, a chip with more than one CPU's (Central Processing Unit). The instructions are usual CPU instructions such as read, write data, and fetch, but more cores can execute several instructions at the same time, increasing all speed for modules that is to parallel processing. Producers usually join the cores into one integrated circuit (known as a chip multiprocessor), or into multiple cores in a chip package. Processors were usually produced with only one core. In the 1980s, Rockwell International manufactured two cores on a single chip by sharing the chip's pins on various clock cycles. Multi-core processors were produced in the early 2000s by Intel, AMD. It implements multiprocessing in one single package. Designers may dual cores in a multi-core device tightly or elastically.




Figure 7: Multi-core Architecture

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Figure 8: Simulation of Multi-Core Processor



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

VII.SYNTHESIS REPORT

The design has been synthesized using Xilinx Synthesis Tool (XST). Table 1 shows the device utilization summary of cache controller designed. The development board that has been targeted is SPARTAN 3 evaluation board.

LOGIC UTILIZATION	USED	AVAILABLE	UTILIZATION
Number of Slices	1117	3584	31%
Number of 4 input LUTs	1236	7168	17%
Number of GCLKs	1	8	12%
Number of bonded IOBs	181	141	128% (*)
Number used as RAMs	15	384	3%

Table 1: Device utilization summary of the designed cache controller

Speed Grade	-4
Minimum period	5.765ns
Maximum Frequency	173.461MHz
Minimum input arrival time before clock:	10.342ns
Maximum output required time after clock:	7.165ns

Table 2: Timing summary of the designed multi-core

Speed Grade	-4
Minimum period	4.971ns
Maximum Frequency	201.155MHz
Minimum input arrival time before clock:	8.929ns
Maximum output required time after clock:	6.216ns

Table 3: Timing summary of the designed single-core

The main memory has been enabled to read data from it as memories 0 and memories 1. Also has to be kept 1 in order to perform any read or write operation in main memory.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

The main memory will be referred for read only when there is a miss in the cache. So, not only the data required by the processor will be read but the whole block will be sent to the cache keeping in view the property of spatial locality.

VIII.POWER REPORT

(total power consumption=351mW)

	I(ma)	P(mW)	V(volts)
Vccint	12	18	1.50
Vccaux	100	330	3.30
Vcco33	1	3	3.30
Inputs:	0	0	-
Logic:	0	0	-
Outputs:	0	0	-
Vcco33	0	0	-
Signals:	0	0	-
Quiescent Vccint	12	18	1.50
Quiescent Vccaux	100	330	3.30
Quiescent Vcco33	1	3	3.30

Table 4: Power report of Multi-core Processor

(total power consumption = 404mW)

	I(ma)	P(mW)	V(volts)
Vccint	45	68	1.50
Vccaux	100	330	3.30
Vcco33	2	7	3.30
Inputs:	0	0	-
Logic:	0	0	-
Outputs:	0	0	-
Vcco33	0	0	-
Signals:	0	0	-
Quiescent Vccint	45	68	1.50
Quiescent Vccaux	100	330	3.30
Quiescent Vcco33	2	7	3.30

Table 5: Power report of Sinle core Processor



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

IX. CONCLUSION

Design Suite in Verilog HDL and it has been found to work successfully with given inputs. In this design, the main memory has been considered. Along with this cache memory of has been designed to check the functionality of the designed. A test module has also been designed which consists of some instructions to be fetched from the instruction cache. The cache memory is made use in an efficient manner. All the operations of each core in a processor is parallelly executed using cache memory and hence the delay, memory usage and power consumption is reduced. The design has been implemented on SPARTAN 3 evaluation board. From the synthesis report, it could be seen that the maximum output required time i.e. hold-time after clock is 7.165ns and minimum input time before clock arrival i.e. setup-time for designed module is 10.342ns. The maximum clock frequency is 173.461MHz. The device utilization summary showed that minimum resources were consumed. The designed cache controller consumes 351mW of total power.

REFERENCES

- [1] Patrick M. Piper, Jacob S. Vogel, Matthew T. Fahrenkrug, Shannan J. McNamee, Quang N. Pham and Gregory C. Lewin, "Designing an Autonomous Soil Monitoring Robot", IEEE Conference- 2015
- [2] Ke-Tao Chen, Hai-Hui Zhang, Ting-Ting Wu and Jin Hu, "Design of Monitoring System for Multilayer Soil Temperature and Moisture Based on WSN", IEEE Conference-2014
- [3] Prof C.H. Chavan and P.V Karande, "Wireless Monitoring of Soil Moisture, Temperature & Humidity Using Zigbee in Agriculture", IJETT-2014
- [4] Kay Smarsly, "Agricultural ecosystem monitoring based on autonomous sensor systems", IEEE Conference-2013
- [5] G.V. Satyanarayana and S.D. Mazaruddin, "Wireless Sensor Based Remote Monitoring System for Agriculture Using ZigBee and GPS", CAC2S-2013
- [6] Yumei lui, Changli Zhang and Ping Zhu, "The temperature humidity monitoring system of soil based on wireless sensor networks", IEEE Conference-2011
- [7] Y. Pingle and V. Kohli, "Data Management in soil erosion monitoring system using spatial database and its multilevel updation", IEEE Conference-2011
- [8] Zengyu Peng and Yandong Zhao, "Real-time monitoring system for soil moisture content based on $\mu\text{C}/\text{OS-II}$ operating system", IEEE Conference-2010
- [9] F. T. Lin, Y.C Kuo, J.C. Hsieh and H. Y. Tsai, "A self powering wireless environment monitoring system using soil energy", IEEE Conference-2015
- [10] Y. Na and L. Junfeng, "Smart orchad soil moisture system based on wireless communication technology", IEEE Conference- 2010
- [11] Khusvinder Gill, Shuang-Hua Yang, Fang Yao, and Xin Lu, "A ZigBee-Based Home Automation System", MAY 2009.
- [12] Izzatdin Abdul Aziz, Mohd Hilmi Hasan, Mohd Jimmy Ismail, Mazlina Mehat and Nazleeni Samiha Haron, "Remote Monitoring in Agricultural Greenhouse Using Wireless Sensor and Short Message Service (SMS)", 2008.
- [13] Jeonghwan Hwang, Changsun Shin, and Hyun Yoe "Study on an Agricultural Environment Monitoring Server System using Wireless Sensor Networks", 2010.
- [14] Zhang xihai, Zhang changli, and Fang junlong, "Smart Sensor Nodes for Wireless Soil Temperature Monitoring Systems in Precision Agriculture", 2009, 237-241
- [15] Bogena H.R, Huisman J.A, OberdErster C, et al. "Evaluation of a low cost soil water content sensor for wireless network applications", [J]. Journal of Hydrology, 2007, 32-42
- [16] N.G Shah and I. Das, "Precision Irrigation Sensor Network Based Irrigation", a book on problems, Perspectives and Challenges of Agricultural Water Management, IIT Bombay, India, pp.217-232, April 2008.
- [17] M.K Haefke, S. Mukhopadhyay and H. Ewald, "A Zigbee Based Smart Sensing Platform for Monitoring Environmental Parameters", IEEE Conference on Instrumentation and Measurement Technology, pp 1-8, May 2011.
- [18] Q. Wang, A. Terzis and A. Szalay, "A Novel Soil Measuring Wireless Sensor Network", IEEE Transactions on instrumentation and Measurement, pp.412-415, August 2010.