



Power Quality Improvement in Multi-Level Inverters with Reduced Number of Switches

B. Sambasiva Reddy¹, Anshul Mahajan², B. Prathap Reddy³

PG Student, Dept. of Electrical Engineering, Lovely Professional University, Punjab, India¹

Assistant Professor, Dept. of Electronics and Electrical Engineering, Lovely Professional University, Punjab, India²

PG Student, Dept. of Electrical Engineering, Lovely Professional University, Punjab, India³

ABSTRACT: Now a days renewable energy systems become a major role of the modern power systems and to connect the main grid, a power inverter is needed. Poor power quality and harmonic distortions are main problem in power system applications and overcome these problems need a power inverter based power electronics devices. There are two major topologies namely conventional two-level and multi-level topology. The modular multilevel converter (MMC) is one of the recent technique in multi-level topologies these requires no need for snubber circuits and can deliver both active and reactive power it is an ideal choice for our applications. In MMC number of switches, capacitors will more to rectify these parameters by using Proposed MLI with fewer number of switches and diodes, reducing gate driver circuit for those switches. In this paper SPWM technique uses multicarrier waveforms with level shifting ensuring the reduction in total harmonics distortion (THD) and improve power quality. The proposed model is done by using MATLAB Simulink software.

KEYWORDS: Modular multilevel converter (MMC), proposed inverter, Level shifting SPWM, PD, POD, APOD, Total Harmonics Distortion (THD) and Power quality.

I. INTRODUCTION

Recently Multi-level Inverters (MLI) have large interest in medium voltage and high power applications. The arrangement of multilevel voltage source inverters (VSI) allows high voltages and low harmonics without using the series connected switching devices or transformers or filters [1]-[2]. Now a days, voltage source multilevel inverters have received for industries and researchers, because they are handling high voltage with low stress on switching devices, to generate output voltage with minimum harmonic distortion, and generate low dv/dt, which results in reduced stress on different type of applications [1]-[3]. The most common types of multilevel inverters are:

- Diode clamped multilevel inverter
- Capacitor clamped multilevel inverter
- Cascaded multilevel inverter

Diode clamped multilevel inverter is the most accepted topology in industry for a medium voltage applications such as medium voltage drive systems. However, they suffer from the problem of voltage imbalance of the first two methods [2]-[7]. The problem becomes more complex with increased number of levels. In diode-clamped and capacitor clamped inverters are suffer from the problem of voltage imbalance of the clamping diode and capacitors we have to modify this problem by using cascaded H-bridge inverter or Proposed inverter [3]-[5].

Recently, modular multilevel inverter topology have been reported as an alternative to conventional multilevel inverters in medium to high voltage applications [12]-[13]. It is able to overcome most difficulties of conventional multilevel inverter and provides new set of features such:

- Modular construction
- No need for snubber circuits
- Requires only one dc source
- Can deliver both active and reactive power
- It is extendable to any number of levels and capacitors voltage balance is attainable.

Since, there are some similarities between the modular multilevel inverter and proposed inverter in their structures, operational principles and pulse width modulation techniques [10]-[14]. But proposed topology is to reduce the number of switching devices, voltage stress on switches and modular MLI reduce THD and improve power quality. Therefore, detail comparisons between modular multilevel MLI and Proposed inverter are investigated in this paper [12].

II. REVIEW OF MODULAR MULTILEVEL INVERTER AND PROPOSED TOPOLOGY

A. Modular multilevel inverter (MMC)

MMC is a converter system comprised of arbitrary numbers of identical half-bridge (HB) sub-modules (SMs). Each SM is a two-terminal device, considered a controllable voltage source, consisting of two switches working in a complementary manner and a local DC-storage capacitor [12]-[15]. Generally, an n-level single-phase MMC inverter consists of (n-1) a series connection of basic SMs, two buffer inductors, and two DC capacitors which translates to 2(n-1) switches and (n-1) SM capacitors, in addition to two inductors and two DC link capacitors [13].




Fig.1 Schematic diagram of Modular Multi-level converter

Buffer inductors must provide current control in each phase arm and limit the fault currents. The output voltage of each SM (V_o) is either equal to its capacitor voltage (V_c) or zero, depending on the switching states. In this structure, two sub-modules (SM) are connected upper and lower arms of the leg. Fig.1 Schematic diagram of Modular Multilevel converter [11]-[14]. The configuration of a Sub-Module (SM) is given in Fig.2 Each SM is a simple chopper cell composed of two IGBT switches (T_1 and T_2), two anti-parallel diodes (D_1 and D_2) and a capacitor [9]-[10].

With reference to the SM shown in Fig.3

$$U_o = U_c \text{ if } T_1 \text{ is ON and } T_2 \text{ is OFF}$$

$$U_o = 0 \text{ if } T_1 \text{ is OFF and } T_2 \text{ is ON}$$




Fig.2 Sub-Module of half-bridge inverter

The equivalent circuits of all four modes are shown in Fig.3. The output current depends on load like R or RL [9].

Mode 1: During this mode the switches T_1 is OFF and T_2 is ON. The output voltage is zero i.e. load is short circuited.

$$U_o = 0 \text{ ----- (1)}$$

Mode 2: During this mode the switch T_1 is ON and T_2 is OFF. The output voltage is equals to the input voltage (U_c) i.e. load is connected across source directly. And load current flows through U_c - T_1 -load- U_c .

$$U_o = U_c \text{ ----- (2)}$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Fig. 3(a): MODE 1




Fig. 3(b): MODE 2

Mode 3: Mode 1 and Mode 3 are same only the switching sequence is different. During this mode the switches T_1 is OFF and T_2 is ON at negative direction. The output voltage is zero i.e. load is short circuited.

Mode 4: During this mode the switch T_1 is ON and T_2 is OFF. The output voltage equals to the negative of input voltage ($-U_c$) i.e. load is connected across source directly. And the load current flows through $U_c - T_1 - \text{Load} - U_c$.

$$U_o = -U_c \quad \text{-----} \quad (3)$$




Fig. 3(c): MODE 3




Fig. 3(d): MODE 4

Fig.3 shows the current flows in both useful states. Table.1 Shows switching states for each SM of MMC topology. In a MMC the number of steps of the output voltage is related to the number of series connected SMs [6]-[9].

Table1. Switching states for each SM of MMC topology

Mode	T_1	T_2	U_o
1	1	0	U_c
2	0	1	0

B. Proposed Topology

The proposed MLI is designed for 9-level using 7 switches as shown below in Fig.4. This topology is modified conventional H-bridge inverter where number of levels can be increased by little number of diodes, switches and voltage sources [10]. Switches S_1, S_5, S_6 and S_7 represent H-bridge in which S_1, S_5 are used for generating negative voltage levels whereas S_6, S_7 are used for generating positive voltage levels. In addition switches S_2, S_3 and S_4 are used to increase the number of levels. The proposed method 9-level inverter requires 7-switches, 3-diodes and 4-voltage sources [10]-[12]. Fig.5 Shows circuit diagram of N-level proposed MLI.




Fig.4 Circuit diagram of proposed 9- level MLI




Fig.5 N-level proposed MLI

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

The relationship between number of output levels, switches, diodes and voltage sources is stated in Table.2.

Table.2 Relationship between numbers of output levels,
Switches, diodes and voltage sources

No. of levels	No. of switches	No. of clamping diodes	No. of sources
3	4	0	1
5	5	1	2
7	6	2	3
9	7	3	4
N	$(N+5)/2$	$(N-3)/2$	$(N-1)/2$


III. OPERATION OF PROPOSED TOPOLOGY

The operation for 9-level MLI with 7-switches as shown in Fig. 4 is discussed above. Switches S1 and S5, S6 and S7 are complementary to each other. S1, S5 are turned ON to generate negative output levels and S6, S7 are turned ON to generate positive output levels [2]-[6].

Table.3 Switching states with corresponding voltage levels

Voltage levels	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇
$V_1 = 4V_{dc}$	0	1	1	1	0	0	1
$V_2 = 3V_{dc}$	0	1	1	0	0	1	1
$V_3 = 2V_{dc}$	0	1	0	0	0	1	1
$V_4 = V_{dc}$	0	0	0	0	0	1	1
$V_5 = 0$	0	0	0	0	0	0	0
$V_6 = -V_{dc}$	1	0	0	0	1	0	0
$V_7 = -2V_{dc}$	1	1	0	0	1	0	0
$V_8 = -3V_{dc}$	1	1	1	0	1	0	0
$V_9 = -4V_{dc}$	1	1	1	1	1	0	0


Switches S2, S3, and S4 are turned ON when maximum positive and negative output level is required and turned OFF with corresponding levels as shown in Table.3. The current flow direction through the circuit for positive and negative voltage levels as shown in Fig.6 (a)-(d) and Fig.7 (a)-(d) respectively.




International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




(c). $V_3 = 2V_{dc}$




(d). $V_4 = V_{dc}$


Fig.6 (a)-(d) positive levels current direction




(a). $V_6 = -V_{dc}$



(b). $V_7 = -2V_{dc}$



(c). $V_8 = -3V_{dc}$



(d). $V_9 = -4V_{dc}$

Fig.7 (a)-(d) Negative levels current direction

IV. SPWM TECHNIQUE FOR PROPOSED TOPOLOGY

Sinusoidal pulse width modulation (SPWM) technique is used for pulse generation where reference wave is sinusoidal and carrier wave is triangular wave. In this paper PD, POD and APOD has been used for the pulse generation for the proposed MLI. Fig.8, 9 and 10 shows PD, POD and APOD of SPWM for 9-level proposed MLI respectively.




Fig.8 Phase Disposition (PD) with SPWM




Fig.9 Phase Opposition Disposition (POD) with SPWM




Fig.10 Alternate Phase Opposition Disposition (APOD) with SPWM

V. SIMULATION RESULTS

The proposed MLI has been designed 9-level output voltage using 7-switches. In this circuit mainly four input voltage sources are used and each voltage source is equal to 10V. The simulation has been performed in MATLAB/SIMULINK. Fig.11 Simulation of Modular Multilevel Converter and 9-level voltage total harmonic distortions (THD) for a output waveform are shown in Fig. 12, 13 and 14 respectively.




Fig.11 Simulation of Modular Multilevel Converter

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Fig.12 THD of Modular Multilevel Converter with PD




Fig.13 THD of Modular Multilevel Converter with POD




Fig.14 THD of Modular Multilevel Converter with APOD

The switching pulse generation for switches S1 and S5, S2, S3, S4, S6 and S7 has been shown in Fig.15 to Fig.19 respectively. 9-level output voltage and output current waveform are shown in Fig.20. 9-level voltage total harmonic distortions (THD) for a output waveform are shown in Fig.21, 22 and 23 respectively.




Fig.15 Pulse generation for switch S1 and S5




Fig.16 Pulse generation for switch S6 and S7

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016




Fig.17 Pulse generation for switch S2




Fig.18 Pulse generation for switch S3




Fig.19 Pulse generation for switch S4




Fig.20 Output Voltage and Output Current Waveform




Fig.21 THD of proposed topology with PD




Fig.22 THD of proposed topology with POD




Fig.23 THD of proposed topology with APOD

VI. COMPARISON OF MODULAR MULTILEVEL CONVERTER AND PROPOSED MLI

Modular MLI required only one DC source and more number of switches. Later the above discussed drawback is overcome by modifying proposed MLI. Table.4 shows the comparison between Modular MLI and proposed MLI voltage harmonic distortion with PD, POD and APOD.

Table.4 Comparison between Modular MLI and Proposed MLI

Parameter	Modular MLI	Proposed MLI
Level	9	9
Switches	16	7
Diodes	0	3
Voltage sources	1	4
PD	16.26%	16.87%
POD	15.81%	16.26%
APOD	16.40%	16.99%

VII. CONCLUSION

In this paper, discusses several issues concerning modular multilevel inverters and proposed inverter. The proposed MLI advantages include fewer number of switches which in turn reduced the corresponding gate driving circuitry, made the circuit compact in size. The modular multilevel converter (MMC) requires only one DC source and it can deliver both active and reactive power, it is an ideal choice for our applications. The proposed and MMC inverter is transfer both active and reactive power, but is able to control the power factor. Comparison of 9-level, level shifting SPWM techniques; PD, POD, APOD of MMC and proposed inverter reduced harmonics and improves power quality. The proposed MMC inverter is transfer both active and reactive power, but is able to control the power factor.

ACKNOWLEDGEMENT

I manifest my heartier thankfulness pertaining to our contentment over., **Mr. Anshul Mahajan**, Assistant professor in the Electronics and Electrical Engineering department, Lovely Professional University, Punjab for his precious suggestions apart from general guidance, constant encouragement throughout my work, without which it would probably not possible for me to bring out the work in this form.

REFERENCES

- [1]. Tolbert. L. M and Pend. F. Z, "Multilevel Converter as a Utility Interface for Renewable Energy Systems," IEEE Power Engineering Society Meeting, Vol. 2, 2000, pp. 1271-1274.
- [2]. Maryam. S et al., "Analysis and Control of DC Capacitors-Voltage- Drift Phenomenon of a Passive Front-End Five-Level Converter," IEEE Trans. Industrial Electronics, Vol. 54, No. 6, Dec. 2007, pp.3255-3206.
- [3]. J. S. Lai and F. Z. Peng, "Multilevel Converter–A New Breed of Power Converters," IEEE Trans. Industry Applications, Vol. 32, No. 3, May/June 1996, pp. 509-517.
- [4]. M. Marchesoni et al., "A Minimum-Energy-Based Capacitor Voltage Balancing Control Strategy for MPC Conversion Systems," IEEE Proc. ISIE'99, Vol. 1, Slovenia July 1999, pp. 20-25.
- [5]. G. Sinha and T. A. Lipo, "A Four-Level Rectifier-Inverter System for Drive Applications," IEEE Industry Applications Magazine, January/February 1998, pp. 66-74.
- [6]. M. Calais, L. J. Borle, and V. G. Agelidis, "Analysis of multi carrier PWM methods for a single-phase five-level inverter," in Proc. 32nd Annu. IEEE PESC, Jun. 17–21, 2001, vol. 3, pp. 1173–1178.
- [7]. Gnana Prakash M, Balamurugan M, Umashankar S, "A New Multilevel Inverter with Reduced Number of Switches", International Journal of Power Electronics and Drive System (IJPEDS) Vol. 5, No. 1, July 2014, pp. 63~70, ISSN: 2088-8694.



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

- [8]. Jingsheng Liao, Keith Corzine, *Senior Member, IEEE*, and Mehdi Ferdowsi, *Member, IEEE*, "A New Control Method for Single-DC- Source Cascaded H-Bridge Multilevel Converters Using Phase-Shift Modulation", 978-1-4244-1874-9/08/\$25.00 ©2008 IEEE.
- [9]. M. Kavitha, A. Arunkumar, N. Gokulnath, S. Arun, "New Cascaded H-Bridge Multilevel Inverter Topology with Reduced Number of Switches and Sources", (IOSR-JEEE) ISSN: 2278-1676 Volume 2, Issue 6 (Sep-Oct. 2012), PP 26-36.
- [10]. Dhivya Balakrishnan, Dhamodharan Shanmugam, "Modified MLI topology with reduced switch count and a novel PWM control scheme", International Journal of Scientific and Research Publications, Volume 3, Issue 11, November 2013 1 ISSN 2250-3153.
- [11]. Pedram Sotoodeh, and Ruth Douglas Miller, "A Single-Phase 5-Level Inverter with FACTS Capability using Modular Multi-Level Converter (MMC) Topology", 978-1-4673-4974-1/13/\$31.00 ©2013 IEEE.
- [12]. G. Siva nageswara rao, Shaik. Mahbu jain, "Power Quality Step up Using Modular Multilevel Converter for Renewable Energy Source", IJCER volume 1, ISSUE 6, December 2014, PP 520-523.

BIOGRAPHY



B. SambaSiva Reddy was born in Anantapur, Andhra Pradesh, in 1993. He received the B.E. degree in electrical and electronics engineering from JNTU, Anantapur, India, in 2014. He is currently working toward the M.Tech degree in Power electronics and Industrial drives, Lovely Professional University, Punjab. His current research interests include Power electronics and drives, Multi-level inverter, Renewable energy systems and Electrical machines.



Mr. Anshul Mahajan received B.E. Degree in Electronic and Instrumentation Engineering from MMEC Mullana college kurukshetra university, Ambala in the year 2004 and M. Tech., Degree in Electronics and Communication from Thapar University, Patiala in the year 2007. Currently he is working as Assistant Professor in the School of Electronics and Communication Engineering Department at Lovely Professional University, Phagwara. His current areas of research activities include Control and Instrumentation and Biomedical Instrumentation.



B. Prathap Reddy was born in Anantapur, Andhra Pradesh, in 1993. He received the B.E. degree in electrical and electronics engineering from JNTU, Anantapur, India, in 2014. He is currently working toward the M.Tech degree in Power electronics and Industrial drives, Lovely Professional University, Punjab. His current research interests include renewable Energy systems, PWM converters, motor Drive systems.