

International Journal of Advanced Research in Electrical, Electronics and Instrumentation EngineeringAn ISO 3297: 2007 Certified OrganizationVol. 4, Special Issue 1, March 2015

National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015)

Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

A Bridgeless PFC SEPIC Converter for low voltage Switched Mode Power Supplies

Midhunraj P¹, Soumya C²

PG Student, Dept. of EEE, Jyothi Engineering College, Thrissur, Kerala, India¹

Assistant Professor, Dept. of EEE, Jyothi Engineering College, Thrissur, Kerala, India²

ABSTRACT: Active power factor correction (PFC) circuits are been widely used in ac–dc converters and switchedmode power supplies due to an increase in demand for high power factor and low harmonic pollution. This paper discuss A new Bridgeless PFC SEPIC converter for switched mode power supplies. Due to bridgeless configuration, input diode bridge is eliminated thereby reducing conduction losses, also the input current ripple of the new converter is considerably low. A control scheme for the converter is also discussed here. The proposed scheme provides power factor correction, which will be useful in low power switched mode power supplies

KEYWORDS: power factor correction (PFC), SEPIC converter.

I.INTRODUCTION

There has been a tremendous increase in use of power electronic equipment due to recent advancement in field of power electronics. AC–DC converters/rectifiers are found in several applications such as switch-mode power supplies (SMPs), uninterrupted power supplies (UPSs), etc. Switched mode power supplies replaces linear power supplies when higher efficiency, smaller size or lighter weight are required. They uses smaller transformer or inductors due to higher operating frequency. They are, however, more complicated as their switching currents can cause harmonics problems if not carefully suppressed, and simple designs usually have a poor power factor.

Various standards like IEC 61000-3-2 has set limits on the distortion from harmonic currents that these device can place on its AC mains supply [1]. Harmonics reduction with a consequent increase of power factor can be realized by using either passive or active power factor correction (PFC) methods. Passive methods include the use of LC filters. However, in such methods line frequency components are large and heavy which increases the weight and volume as a result. Moreover, the passive filter needs to be redesigned as load characteristics changes. Active PFC methods are more efficient by using controlled power semi converter switches in association with passive elements such as resistors, inductors, and capacitors. Active PFC is more preferable since it makes the load to appear like a pure resistor to the line, leading to near-unity power factor and creating negligible harmonics in the input line current .The active power factor correction (PFC) circuits are widely used to effectively draw the energy from the mains via an AC to DC converter[2]-[4].

A diode bridge rectifier followed by a suitable converter topology has been the most commonly topology of PFC circuits. PFC circuits can be realized without using a full-bridge rectifier circuit, called as a bridgeless PFC topology. The very first bridgeless PFC topology was proposed D.M Mitchell in 1983. The bridgeless PFC topology has less number of components conduct at each switching cycle compared to the conventional PFC circuit. Among the bridgeless PFC converters, boost PFC circuit operating in continuous-conduction mode (CCM) is, by far, the popular choice for medium- and high-power applications. Fig 1 shows a bridgeless boost converter. A bridgeless boost converter is commonly used PFC due to its advantages of reduced input current ripple and high efficiency. However, its dc output voltage is always higher than the peak input voltage the continuous nature of the boost converter's input current results in low conducted electromagnetic interference (EMI), but its output voltage should be higher than the peak voltage of the input [5].

In low-voltage switched mode power supplies, it is preferred to have the output voltage lower than the input ac voltage. Buck-type converter are used in such cases. But in certain cases when the line voltage is lower than the output voltage,



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering An ISO 3297: 2007 Certified Organization Vol. 4, Special Issue 1, March 2015 National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015) Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

PFC buck rectifier does not shape the line current during the time intervals, there exist is a strong trade-off between the THD and PF performance and output voltage selection.




Fig 1. Bridgeless boost converter




Fig 2. Bridgeless buck converter

Relatively low output voltage of PFC converters is required in many applications such as low-voltage switched-mode power supplies. PFC buck converters are more suitable for these applications due to their low output voltage. Like conventional buck converters, the output voltage of the PFC buck converter is lower than the peak value of the input voltage. The input current of the PFC buck converter has dead angles during the time intervals when the input voltage is lower than the output voltage, there is a strong trade-off between power factor and output voltage selection. In such cases, output should be increased to reduce the size of storage capacitor. But this cause increase in THD and lowers the power factor [6].

A buck-boost converter can give the desired step up and step down functions but its output is inverted. A SEPIC (Single-Ended Primary Inductor Converter) topology can provides the desired output voltage. Thus, a SEPIC converter operate from an input voltage that is greater or less than the output voltage by varying its duty cycle. A SEPIC converter has become popular in recent years in many non-isolated applications. The SEPIC PFC converter can provide high power factor regardless its output voltage due to its step up/down function. Several bridgeless single-ended primary inductor converters (SEPIC) were discussed in[7]-[9]. Coupled inductors have been used in converters to provide ripple-current steering. Switching ripple currents can be directed away from a source or a load .Coupled inductor techniques involves simultaneous parallel energy transfer pathways: electrical and magnetic. A coupled inductor filter is third order and is more effective than an inductor[10]-[11].

This paper presents a PFC Bridgeless SEPIC converter for low voltage power supplies and a control scheme for the converter is also discussed here. The discussed scheme provides power factor correction, which will be useful in low power switched mode power supplies.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation EngineeringAn ISO 3297: 2007 Certified OrganizationVol. 4, Special Issue 1, March 2015National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015)

Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

II. PREFERRED TOPOLOGY

Bridgeless SEPIC converter

A new bridgeless SEPIC converter is introduced here .The new topology has coupled inductor and its auxiliary circuit. Auxiliary circuit includes small inductor, and a capacitor. This is utilized to reduce the input current ripple. Coupled inductors are often used in circuits to reduce current ripple, passive component size and to increase power density. The auxiliary circuit is used here for achieving the input current ripple cancellation. Fig. 4 shows the gate signals for the switches. For a half period of the input voltage, one switch is turned ON continuously and the current via an intrinsic body diode is forced to flow through the channel of the switch. It reduces the conduction loss on the switch further and the efficiency can be improved .Fig.3 shows the circuit diagram of the preferred bridgeless SEPIC PFC converter.





Fig.3 The discussed Bridgeless SEPIC converter.



The auxiliary circuit includes an auxiliary inductor L_s and a capacitor C_a . The coupled inductor L_c a turn ratio of 1:n (n=Ns/Np). The leakage inductance of the coupled inductor is included in the auxiliary inductor Ls. The capacitance of C_a is large enough, so it is considered as a voltage source during a switching period. According to the volt-second balance law ,for steady state operation of an inductor in a Converter, net inductor voltage in a switching period must be zero. So the average capacitor voltage V_{Ca} is equal to the input voltage V_{in} during a switching period. In the same way, the average capacitor voltage V_{C1} is equal to V_{in} . D₁ and D₂ are the input rectifiers Diodes. D_{S1} and D_{S2} are the intrinsic body diodes of the switches S₁ and S₂. The switches S1 and S2 are operated with the gate signals shown in Fig. 4. The other components are capacitor C_1 , inductor L_1 and a diode D_o . The operation of the converter is symmetrical in two half-line cycles of input voltage. Therefore, the converter operation can be analysed during one switching period in the positive half-line cycle of the input, so the output diode D_o will be turned OFF before the main switch is turned ON. The capacitance of the output capacitor C_o is assumed sufficiently large to consider output voltage as a constant. Its assumed that input voltage V_{in} is a constant in a switching period T_s .


The circuit operates in discontinuous conduction mode . There are three modes of operation varying from different time intervals t_0 to t_3 . The magnetizing current i_m varies from its maximum value I_{m1} to its minimum value I_{m2} . It moves towards maximum from time period $t_0 - t_1$ and settles back to minimum value from t_1 - t_2 . Similarly the inductor current



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering An ISO 3297: 2007 Certified Organization Vol. 4, Special Issue 1, March 2015 National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015) Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

is varies from its maximum value I_{s1} to its minimum value $-Is_2$. The input current is the sum of the freewheeling currents I_{s2} and I_{L2} in the time interval t_2 - t_3 .



Thus, the operation of the converter in one switching period T_s can be divided into three modes. Fig. 5 shows key waveforms when the operating modes in the positive input voltage.

III. CONTROL STRATEGY




Fig.6. Control block of the converter

Fig.6 shows the control strategy for the converter. In includes input voltage sensing unit, switching circuit and a PWM generator generates suitable pulse for switches with a given duty ratio. By varying the duty ratio we can set the circuit for operating in continuous conduction mode (CCM) or discontinuous conduction mode (DCM). In CCM, a control circuit is required, but in DCM, the converter can be made to operate at a fixed duty cycle. This corrects the input power factor (PF) [12].Here the circuit is assumed to be operating in DCM mode. The switching circuit accepts signal from input voltage sensor. The input voltage sensor is zero crossing detector which determine s polarity of the input voltage. This determines type of switching pulse send to the switches. In a half cycle of input



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering An ISO 3297: 2007 Certified Organization Vol. 4, Special Issue 1, March 2015 National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015) Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

voltage one switch is fed with PWM signal and other switch is made to continuously conduct through body diode. Gate drive isolation is required as a safety norm and operating conditions because the switch voltage floats with respect to ground.

IV. SIMULATION RESULT AND DISCUSSION

Simulation is done using matlab Simulink. Simulink model is designed for a power out of 100 watts with 36-volt dc, 3 ampere out for use in applications like embedded system, LED power supplies, low power SMPS etc.

Design specifications:

 $V_{in} = 130 \text{ Vac}, V_{Out} = 36 \text{ volt DC}, \text{ line frequency } f_L = 50 \text{ Hz}, \text{ switching frequency } f_{sw} = 100 \text{ kHz}, L_m = 600 \text{ } \mu\text{H}, n = 0.7, L_s = 127 \text{ } \mu\text{H}, L_1 = 17 \mu\text{H}, C_1 = 0.4 \text{ } \mu\text{ F}, C_0 = 7.7 \text{ } m\text{F}, \text{ load } R_L = 12 \Omega \text{ .Ripple voltage} = 5\% \text{ } V_{Out}$




Fig. 7 Input voltage, Switching pulse to S1, S2 of the converter vs. simulation time

In the fig 7, it shows the input voltage, switching pulses of switches S1 and S2 vs. simulation time.




Fig. 8 Input voltage and input current vs. simulation time





International Journal of Advanced Research in Electrical, Electronics and Instrumentation EngineeringAn ISO 3297: 2007 Certified OrganizationVol. 4, Special Issue 1, March 2015National Conference on Recent Advances in Electrical & Electronics Engineering (NCREEE 2015)

Organized by

Dept. of EEE, Mar Baselios Institute of Technology & Science (MBITS), Kothamangalam, Kerala-686693, India On 26th & 27th March 2015

Above graph shows that input voltage and a scaled up input current, here they are in phase i.e. PFC is achieved.





V.CONCLUSION

This paper presented a bridgeless SEPIC converter and its control. The advantage of SEPIC converter includes reduced input ripple, power factor correction and low conduction losses. Simulation results of converter waveform were provided for verifying the control scheme. PFC and low ripple input current are the important features of the Converter. The converter circuit can be made as closed loop by incorporating voltage regulator; which can be used in a switched mode power supply.

REFERENCES

- [1] IEC 61000-3-2, International Electro technical Commission, Geneva, Switzerland, 1998.
- [2] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Norwell, MA: Kluwer, 2001
- [3] D.M. Mitchell, "AC-DC Converter having an improved power factor", U.S. Patent 4,412,277, Oct. 25, 1983.
- W. Huai and I. Batarseh "Comparison of basic converter topologies for power factor correction", Proceedings of IEEE Southeastcon Conference, pp.348 -353 1998
- [5] J. P. R. Balestero, F. L. Tofoli, R. C. Fernandes, G. V. Torrico-Bascope, and F. J. M. de Seixas, "Power factor correction boost converter based on the three-state switching cell," IEEE Trans. Ind. Electron., vol. 59, no. 3, pp. 1565–1577, Mar. 2012.
- [6] Y. Jang and M. M. Jovanovic, "Bridgeless high-power-factor buck converter," IEEE Trans. Power Electron., vol. 26, no. 2, pp. 602–611, Feb. 2011.
- H. -L. Do(Jun. 2012) "Soft-switching SEPIC converter with ripple-free input current," IEEE Trans. Power Electron., vol. 27, no. 6, pp. 2879–2887.
- [8] A J. Sabzali, E. H. Ismail, M. A. Al-Saffar, and A. A. Fardoun, (Mar./Apr. 2011) "New bridgeless DCM SEPIC and CUK PFC rectifiers with low conduction and switching losses," IEEE Trans. Ind. Appl., vol. 47, no. 2, pp. 873–881.
- [9] J.-W. Yang and H.-L. Do "Bridgeless SEPIC converter with a ripple-free input current", IEEE Trans. Power Electron., vol. 28, no. 7, pp.3388-3394 2013.
- [10] Steven Senini and Peter J. Wolfs, "The Coupled Inductor Filter: Analysis and Design for AC Systems," IEEE Trans Ind Electron, vol. 45, no. 4, august 1998.
- [11] Rong-Jong Wai and Rou-Yong Duan, "High Step-Up Converter With Coupled-Inductor," IEEE Trans Power Electron, vol. 20, no. 5, september 2005.
- [12] D. S. L. Simonetti, J. Sebastian, and J. Uceda, "The discontinuous conduction mode Sepic and Cuk power factor preregulators: Analysis and design," IEEE Trans. Ind. Electron., vol. 44, no. 5, pp. 630–637, Oct. 1997.