



Cascaded H-Bridge Five Level Inverter for Harmonics Mitigation and Reactive Power Control

Prof. D.S.Chavan¹, Mukund S.Mahagaonkar²

Assistant professor, Dept. of ELE, BVCOE, Pune, Maharashtra, India¹

PG Student [Power system], Dept. of ELE, BVCOE, Pune, Maharashtra, India, India²

ABSTRACT: Distribution Static Compensator (DSTATCOM) which based on multi-Level Cascaded H - bridge (CHB) Inverter for mitigation of harmonics and compensation of reactive power in Power System. This CHB based inverter provides low harmonic distortion, reduced number of switches and suppression of switching losses. It also helps to improve the power factor and eliminate the Total Harmonics Distortion (THD). Proportional and Integral (PI) control is used for capacitor dc voltage regulation. A level shifted PWM (LSPWM) technique is used to analyse the performance of CHB Inverter. A CHB Inverter is considered for shunt compensation of 11kV distribution system. The results are obtained through MATLAB & Simulink software.

KEYWORDS: DSTATCOM, Cascaded H-bridge Inverter (CHB), Total harmonic distortion (THD)

I.INTRODUCTION

Now days, consumers not only demands for continuity of supply but also quality of supply. WES is connected to existing grid affects the power quality due to variable nature of wind. Power quality directly deals with the quality of voltage supply. There are various parameters that affects the power quality such as voltage sag, swell, harmonics flicker etc. Power quality can be improved by reducing harmonics and controlling reactive power flow hence using STATCOM that is nothing but static compensator connected to PCC between grid and WES. A DSTATCOM is basically a converter based distribution flexible AC transmission controller, sharing many similar concepts with that of a Static Compensator (STATCOM) used at the transmission level. At the transmission level, STATCOM handles only fundamental reactive power and provides voltage support, while a DSTATCOM is employed at the distribution level or at the load end for dynamic compensation. Since a DSTATCOM is such a multifunctional device, the main objective of any control algorithm should be to make it flexible and easy to implement, in addition to exploiting its multi functionality to the maximum. Prior to the type of control algorithm incorporated, the choice of converter configuration is an important criterion. The two converter configurations are voltage source converter or current source converter, in addition to passive storage elements, either a capacitor or an inductor respectively. Normally, voltage source converters are preferred due to their smaller size, less heat dissipation and less cost of the capacitor, as compared to an inductor for the same rating. This paper focuses on the comparative study of the control techniques or voltage source converter based DSTATCOM, broadly classified into voltage control DSTATCOM and current control DSTATCOM. Under the former, phase shift control is compared with the latter, considering indirect decoupled current control and regulation of AC bus and DC link voltage with hysteresis current control. Renewable energy sources such as WES can be easily interfaced to a multilevel converter system for a high power application. This paper reviews state of the art of multilevel power converter technology.

II. DSTATCOM PRINCIPLE

A DSTATCOM is a controlled reactive source which includes a Voltage Source Converter (VSC) and a DC link capacitor connected in shunt, capable of generating and /or absorbing reactive power. It is analogous to an ideal synchronous machine, which generates a balanced set of three sinusoidal voltages at fundamental frequency with

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015

controlled amplitude and phase. angle. This ideal machine has no inertia, gives an instantaneous response, does not alter the system impedances, and can internally generate reactive (both capacitive and inductive reactive power) [4].




Fig.1

In Fig.1, the shunt injected current I_{sh} corrects the voltage sag by adjusting the voltage drop across the system impedance Z_{th} . The value of I_{sh} can be controlled by adjusting the output voltage of the converter. The shunt injected current I_{sh} can be written as,

$$I_{sh} = I_L - I_S = I_L - \frac{(V_{th} - V_L)}{Z_{th}} \quad (1)$$

$$I_{sh} \angle \eta = I_L \angle \phi \quad (2)$$

The complex power injection of the D-STATCOM can be expressed as,

$$S_{sh} = V_L I_{sh}^* \quad (3)$$

III. REACTIVE POWER CONTROL

A static compensator (STATCOM) is a device that can provide reactive support to a bus. It consists of voltage sourced converters connected to an energy storage device on one side and to the power system on the other. In this paper the conventional method of PI control is compared and contrasted with various feedback control strategy.




Fig 2

In this type of inverters, the fundamental component of the inverter output voltage is proportional to the DC bus voltage. So, the control objective is to regulate V_{dc} as per requirement. Also, the phase angle should be maintained so that the AC generated voltage is in phase with the bus voltage. The schematic diagram of the control circuit is shown in Fig. 2.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015




Fig.3

The controller of the stand-alone inverter is a cascaded linear controller composed of an internal current control loop and an external voltage control loop with duty-ratio feedforward ($k_{ff} = 1$), as is shown in Fig. 2. The ideally sampled output voltage and inductor current are represented by v_o^* and i_L^* , respectively. A proportional feedback controller is used in the internal loop with the gain of k_c , while a proportional plus resonant controller is applied to the external voltage loop. The compensator of the voltage control loop is $G_v(z) = k_v + k_r \sum_{k=1}^h H_k(z)$, where $H_k(z)$ is the digitalized band-pass filter resonating at k th odd harmonic frequency. The ideally calculated (without delay) digital duty-ratio is x^* , which is updated into the PWM controller with a DSP delay period (analog-to-digital conversion delay and computation delay).

IV.CONTROL OF HARMONICS

The speed of reference frame is varies due to harmonics present in system and for mitigation of harmonics this technique is used. In this scheme synchronous reference frame (SRF) is used which convert three component (a,b,c) into two component(d,q). The voltages $V(a,b,c)$ and the load currents $i_L(a,b,c)$ in terms of α - β components is calculated as per equation by (IV), where K is Clarke Transformation Matrix.

$$\begin{bmatrix} I_{L\alpha} \\ I_{L\beta} \end{bmatrix} = [K] \begin{bmatrix} I_{La} \\ I_{Lb} \\ I_{Lc} \end{bmatrix} \quad (4)$$

$$\begin{bmatrix} I_{Ld} \\ I_{Lq} \end{bmatrix} = \begin{bmatrix} \cos \phi & \sin \phi \\ -\sin \phi & \cos \phi \end{bmatrix} \begin{bmatrix} I_{L\alpha} \\ I_{L\beta} \end{bmatrix}, \phi = \tan^{-1} \frac{V_\beta}{V_\alpha} \quad (5)$$

where ϕ -is the instantaneous voltage vector angle(V) which is calculated with help of system voltages.




Fig.4

The SRF based conversion is shown in fig.4, where unbalanced load current $I_L(a,b,c)$ is converted into I_{dq} component it converted back into balanced current component $i_c(a,b,c)$ shown in equation (8).

$$\begin{bmatrix} I_{Ld} \\ I_{Lq} \end{bmatrix} = \frac{1}{\sqrt{V_\alpha^2 + V_\beta^2}} \begin{bmatrix} V_\alpha & V_\beta \\ -V_\beta & V_\alpha \end{bmatrix} \quad (6)$$

$$\begin{bmatrix} i_{c\alpha} \\ i_{c\beta} \end{bmatrix} = \frac{1}{\sqrt{V_\alpha^2 + V_\beta^2}} \begin{bmatrix} V_\alpha & -V_\beta \\ V_\beta & V_\alpha \end{bmatrix} \begin{bmatrix} i_{cd} \\ i_{cq} \end{bmatrix} \quad (7)$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015

$$\begin{bmatrix} I_{comp,a} \\ I_{comp,b} \\ I_{comp,c} \end{bmatrix} = [K]^T \begin{bmatrix} i_{c\alpha} \\ i_{c\beta} \end{bmatrix} \quad (8)$$

Here in fig.5 Cascaded H-Bridge Inverter is shown which consists of two H-Bridge is connected together in series. This configuration provides five level voltage (named as +2V, V, 0V, -V, -2V).

V.CASCADED H-BRIDGE MULTIPLE INVERTER




Fig.5

Operation of Cascaded H-Bridge Multilevel Inverter is based on the switching of different combination of IGBT switches. Here we get the five level of voltage shown in fig. 5 and switching scheme is given in table 1.

Table-1:- Switching table for 5-level CHB Inverter

Switches Turn On (Upper Bridge)	Switches Turn On (Lower Bridge)	Voltage Level
S1, S4	--	Vdc
S1,S4	S1,S4	2Vdc
S2, S4	S2, S4	0
S3,S2	--	-Vdc
S3,S2	S3,S2	-2Vdc

VI.MATLAB/SIMULINK MODEL

- Parameters:
- 1.source voltage-11kv
 2. AC supply frequency- 50Hz
 3. Source resistance- 0.1 ohm and inductance-0.9 mH,
 - 4.Inverter series inductance- 1642e-6 H,
 - 5.DC bus capacitance- 10e-6 F
 6. Load resistance and inductance are chosen as 60 ohms and 30mH respectively.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015




Fig. 6 STATCOM model




Fig. 7 - A voltage of five level output of phase shifted carrier PWM inverter

VII.RESULTS AND DISCUSSION

The results of simulation are shown bellow. The source voltage and source current, load voltage and load current are shown in waveform.




Fig.8 Source current

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015




Fig.9 Source voltage

Fig.9 shows the three phase source voltage waveform. The voltage is balanced whereas fig.8 shows waveform of three phase source current.




Fig.10 Load Voltage

Fig.11 shows the waveform of three phase load current. The load current contains harmonics as shown.




Fig 11 Load current

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015




Fig.12 THD without STATCOM

In fig 12 simulation results are shown. Total harmonic distortion is calculated. THD without using STATCOM is shown in fig 12




Fig.13 THD with STATCOM

In fig.13 THD is shown when STATCOM is connected. From the data shown above THD is reduced by using STATCOM.




Fig.14 THD in 5-level DSTATCOM

VIII.CONCLUSION

An approach to built and evaluate its performance DSTATCOM with five level CHB inverter is presented in this paper. Multilevel CHB based converter has been completely analyzed and simulated. The source current, source voltage, load current, load voltage simulation results under nonlinear loads are presented. Using multilevel converters not only eliminate the specific harmonics but also to minimize the total harmonic distortion. By using 5-level CHB based



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 3, March 2015

DSTATCOM harmonics is suppressed to 9.73% from 20.22% THD in load current. Simulation results prove that these multilevel converters are very promising for power system applications.

REFERENCES

1. J.S.Lai. and F.Z.Peng "Multilevel converters – A new breed of converters," IEEE Trans. Ind. Appl., vol.32, no.3. pp.509-517. May/Jun. 1996.
2. J.Rodriguez. Jih-sheng Lai, and F Zheng peng, "Multilevel Inverters; A Survey of Topologies, Controls, and Applications," IEEE Trans. Ind. Electron., vol.49 , n04., pp.724-738. Aug.2002.
3. Roozbeh Naderi, and Abdolreza rahmati, "Phase-shifted carrier PWM technique for general cascaded inverters," IEEE Trans.Power.Electron., vol.23, no.3, pp. I 257-I 269, May.2008.
4. P.Bhagwat. and V.R.Stefanovic. "Generalized structure of a multilevel PWM Inverter:' IEEE Trans. Ind. Appln, Vol.1A-19. no.6, pp. 1057-1069, Nov. /Dec.1983.
5. Gobinath.K1, Mahendran.S2, Gnanambal.I3,"New Cascaded H-Bridge Multilevel Inverter with Improved Efficiency", International Journal of Advanced Research In Electrical, Electronics And Instrumentation Engineering,"Vol.2, Issue 4, April 2013.