

> (An ISO 3297: 2007 Certified Organization) Vol. 4, Issue 2, February 2015

An Efficient Implementation of Fir Filter on FPGA Using Micro Programmed Controller

K.Vadivel¹, S. Arulselvi^{*2}

Assistant Professor, Dept. of ECE, Jerusalem College of Engineering, Chennai, Tamil Nadu, India¹

Assistant Professor, Dept. of ECE, Bharath University, Chennai, Tamil Nadu, India²

* Corresponding Author

ABSTRACT: Digital finite impulse response (FIR) filters play a very important role in digital signal processing (DSP) applications ranging from image and video processing to wireless communication. Digital FIR filter is primarily composed of multipliers, adders and delay elements. Several techniques have been reported in the open literature to implement digital FIR filters using Field Programmable Gate Array (FPGA). This paper also presents an FPGA implementation of FIR filter but using a novel micro programmed controller based design approach. The proposed controller controls the sequence of operation of the filter. To demonstrate the technique, design of a sequential 16-tap digital FIR filter based on the micro programmed controller is presented. The proposed FIR filter is coded in VHDL using modular design approach and implemented in Spartan-3E FPGA. Performance evaluation is done based on the implementation results obtained through Xilinx ISE tool

I. INTRODUCTION

In Signal processing applications such as cancellation of echo, noise equalization and biomedical applications, etc., digital filters are the most frequently used element [8-9]. Finite Impulse Response filter is the type of digital filter and it gives good stability and linear phase properties. The impact of word length also less in FIR filters. The essential elements used to design digital FIR filters are adders, multipliers, delay elements. The basic building block of the FIR filter will be designed by arranging the components in a different ways [1]. Equation 1 shows the operation of linear digital FIR filter.

$$y(n) = \sum_{k=0}^{N-1} h(k) \cdot x(-k)$$

Where, x(n-k) will be the delayed filter input and y(n) will be the filter output, h(k) will be the impulse -response. The above equation shows the convolution of the impulse response and the delayed filter input. K=0,1,...N-1 will be the filter coefficients. The tapped delay line FIR filter can be realized as shown in fig. 1.It is also known as transversal filter or direct form filter. The N tap FIR filter has N delays, N adders and N+1 multipliers.

The Non recursive filter using Field Programmable Gate Array (FPGA) has been implemented by using several techniques [2-4]. The Existing system uses 4 tap FIR filter and micro programmed control instructions set for to control the filter. The objective of this paper is to establish a micro programmed controller [5-7] based design by using an example of sequential 8 tap FIR filter. In the proposed work we are implementing a pipelining techniques in FIR filter for to achieve high speed and compare the parameters such as area, speed and throughput by employing various adders. The FIR filter based on Pipelining technique achieves high speed and throughput than the conventional architecture [10].



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 2, February 2015

The paper is organized as follows. The design of the data path and the micro programmed controller architecture of the proposed 8 tap FIR filter are discoursed in section II and III respectively. In section IV the discussion about results. Eventually in section V conclusion and future work are presented.

II. DATA PATH ARCHITECTURE FOR NON RECURSIVE FILTER

The two main building blocks in data path architecture of proposed non recursive filters is data path unit and control unit [11]. The architecture of 8 tap non recursive filter with the data path and control unit as shown in fig..2. Fig..3. depicts the data path design of 8 tap FIR filter.



Fig.2.Data path architecture

PE .

The sub modules present in the data path design has 2:4 decoder for to decode the data, data selectors as two 4 to 1 multiplexer, four 8 bit coefficient registers for to store the weight, 16 bit adder, multiplier and to control the data flow one 2 to 1 multiplexer will be used, 16 bit register to store the output [12]. The language used here is VHDL for to code each sub modules and integrated finally to obtain complete data path.

III. MICRO PROGRAMMED CONTROLLER FOR NON RECURSIVE FILTER

The Hardwired based controller and the micro programmed based controller are the different methods for designing the controller . The micro programmed controller will be used here for to control the flow of the FIR filter. It



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 2, February 2015

uses ROM based control memory to add or change the data by merely altering the micro program instructions is the main advantage of the micro programmed controller [13]. It consists of two important module addressing micro instructions and the second is holding and compute micro instructions.



Fig.3. Micro programmed Controller

NØ,	Operations.	0		Branch Address			1E	[,d]	Ldo	D¢	DI	S ₁	\$0	P8	lacc	Dn	Y
1	Load w_{ij}	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
2	Load w ₁	0	0	0	0	0	1	0	i	0	Ð	0	0	0	0	0	0
;	Load w ₂	0	0	0	0	0	1	1	0	Ø	0	0	0	0	0	0	0
1	Load w ₃ and Clear Accumulator	U	0	0	0	.0	t	1	1	1	0	0	0	Û	Ó	Ø	0
5	Load Data x[u]	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
6	$\mathrm{Acc} := u_{\tilde{\gamma}}, \tau[\eta]$	0	0	0	0	0	0	0	0	0	0	0	0	Q.	1	0	0
1	Acc $\leq Acc + u_1 + x[n-1]$	0	0	0	0	0	Û	0	0	Ű	D	0	1	1	1	0	0
8	$Acc \ll Acc + ic_2 + \pi[n-2]$	0	0	0	0	0	Û	0	0	0	Û	1	0	1	1	0	U
9	$Acc \le Acc + w_1 + x[n-3]$	Û	0	0	0	Q	0	Ũ	Ø	Û	0	1	1	1	1	0	0
10	Moving Input Data	0	0	0	0	0	0	0	0	0	0	0	9	0	Q	1	0
11	Latch output y[n]	0	0	0	0	0	0	0	0	Ø.	0	0	0	0	0	0	4
12	Goto#5	1	0	1	0	t	Û.	0	0	0	0	0	Ú	0	0	0	0
_		-		-	-	-		_		_	-		-	-		_	-

Table.1.Control Signals



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 2, February 2015

The following signals are used in micro programmed controller control signals, load enable signals (LE), decoder output signals (LD1 & LD0), select signal (s1 & s0), product select (ps) and load accumulator signal (lacc). After asserting the latch signal (Y₁), we obtain the filtered output data and when the data move(D_m) signal is high the process will be continued for the remaining registers [14].



IV. RESULTS AND DISCUSSION

Simulation result.1.

/test_bench/dut_lfs/dk	0																											
Aest_bench/dut_lfs://eset																												
/lest_bench/bit_liss/list_out		AS (12	E9 F4	FA (FD	TE (B	Ŧ	<u>7</u>	7)48	15)	D2 ES	114	N	Ð	Æ þF	5F (F 9	48	<u>15</u>]	2 E	1 F4	ħ.	Ð	TE (B	F Ş	Y	97 (8 45	D 2
/lest_bench/bit_liss/d		AS 112	E9 74	FA (FD	17E (B	Ŧ	E I	7)48	15)	D2 ES	14	N	Ð	TE (IF	F	F 9	48	(6)	2 E	1 1 4	A	ÆD	Έß	F Ş	Į.	97 (8 45	D2
/test_bench/dut_fir/dk			Л	hΠ	JU	ιtι	Л	UN	hr	ψ	Л	٦	I	บเ	h	t	L.	hr	U	Л	h	Π	T	U	Л	hr	փ	Л
Aest_berch/dut_fix/eset																												
Aeit_bench/bit_fir/filer_in		A5 112	E9 74	FA (FD	17E (B	Ŧ	7F	7)48	15)	D2 ES	1 14	R	Ð	TE (H	F.	F 3	48	15)	2 E	1 14	R	FD	TE (B	FŞ	F	97 (8 //5	12
/test_bench/dut_fir/done																												
Aest_bench/bit_fr/filer_out	a2	0	08 FE	<u>78 (</u> 74	JFD (E	100	FG 1	2 F O	6	4 (D	16	12	J.	06 (FE	EA I	16 E	18	16)	C (0	16	ħ	O4	06 (F	E	106	E I	8 16	EC
/lest_bench/ldst_fir/delay_pip	(F4 E9 D2 A5 48 97	0.)4.	(D. E.	(F)F.	.)F()	. 8.	5.	2. 9.	4.)	4. (D	E	Ε	E	F. ().	8.	5. 12	.]9.		4))	L)E.	F.	(F.	F. (1)i.	12.1	1. (4.	A .
/lest_bench/bit_fir/poduct16	049F	000										04.	1	01(00.	<u>)0 (</u>	0. F	JR.		. 1	L FC	.4.	12	11.0	1. 11	1.)11	F9. (8. FB .	E
/lext_bench/bit_fir/product15	FE62	000									FC.,	E	Ħ	FF., FF.	JF. I	H.F	18.		C. (I	L FC.	E	F.	F.F	F.)F	. N		8.0	F
Aest_bench/dut_fir/product14	FF31	000								Ţ.	.)Æ.	F		FF., FF.	<u>)x (</u>	F (1	.)1	F.)	2.F	.)FE	Ŧ.	Æ	F.F	F.))	. J.	18.0	1. FC.	2
Aest_bench/dut_fir/product13	FF94	000								FC. (F.	ĴŦ.	F.	H	FE (1	1	B. I)FC.	12)	C. F	. H	F.	Æ	FF(0	0	. İB	<u>11. (</u>	12	F
Aest_bench/dut_fir/product12	FFBE	000								FE. (FF		F.	H	05. (F.,	<u>))</u>	12. F	18.		E.,F	.)H	Ħ.	Æ	15. (F	. þ		FB. ()	8. FC.	F
Aest_bench/dut_fir/product11	FFD 9	000)R		E. FF	.)F	F.	E	E. (1	12.1	FA., D	JR.		E.,F	.)H	Ŧ.	06	F. ()	4.)1	2. J.	18.1		F.
Aest_bench/dut_fir/product10	0762	000						1		FF., FF	FL	07.	FI.	15 2	1 9.)	4. F	Ĵ.		F. F	H	17	H.	15.10	2	L.DA	A.	. FE	F.
Aest_bench/bit_fir/poduct3	FBAF	000					19. J	.)E	F)	F. FF		E	H	03. (F9.	<u>)x (</u>	F9. (F)Æ.	F)	F. F	18	Ε	6	13. (F	9.0	. H	FC. (. H	FF.
/lest_bench/bit_fir/poduct8	064E	000				Π.	FC. F	.)F.	F)	FF (DB	L.H.	DE.	H	F8. (1	F9. (FC., F)Ŧ.	F)	F. (0	L FB	. J.S	11	FB. (O	1	1.)F.,	Æ.	F. FF.	FF.
Next_bench/bit_fir/poduci7	034E	000			Þ		FE. F	F.)FF.	F)	18. F.]6_	ß	1	05. (F9.	1	FE., FI	.)Ŧ.	FF.)	8. F	. 16	3.	F8	15. (F	9.)7	l.)	F. (F., FF.	3.
Aest_bench/dut_fir/produci6	F907	000			19. A	1	F.	F)FF.	1)	78. (DE	10	H	H	F9., FC		F. F	JŦ.	18)	B. (D	1	Η.	04	F9(F	.)F	. F	F.)	F 18	F
Next_bench/bit_fir/poduct5	COCF	000		H.	<u>) F.</u> A	Ŧ	E	F.,)16.		N. (12	L.FA.	C.	1	F. FE	F.	F. F	.)16.		4. []	L A	11	H.	E. (.F	F.(6.,FC.	4
/lext_bench/dut_fir/product4	FC17	000		F, FE.	.) FF(F	.F.	F	5.)F.,	(A.)	12. F.	18	E	H	FF., FF.	JF. J	FFDC)	M)	2. F	. 18	E	FE.	F.F	F.)F		15.1	. 14	2.
/lest_bench/bit_fir/poduci3	FE62	000	FC.	F (FF.	. .)FF)F	.F.	04)	.)R	11)	FC. (02	L.FC.	E	H	FF., FF.	.)FF)	14. F)13.		C	L FC	J.,	Æ	FF.(F	i)	. N		8.01.	F.
/lest_bench/dut_fir/product2	FF31	000	F. F.	FF. FF.	. . ,FF(F	. 14		8.)01.		12. F.	. H	E	H	FF., FF.	<u>(</u> 14.)	F ()	.)11.		e. F	. H	FF.	FF.	FF. (F	F.))	. j.	18.1	t., Ft.	2
/lest_bench/dut_fir/product1	0090	0.)4.	Q 11	00 (00	.)O. (P	1. JUL	FR.)	.)15.		04. (D2	.)I	0.	1	00. (F9	<u>18.</u>]	FB. (F)15.	F)	4. ji	1.01	0.	0	00.(F	9. JI	l.)F.,	F. (6. FC.	4

Simulation result.2.





(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 2, February 2015

Simulation result.3.

V.CONCLUSION AND FUTURE WORK

In this paper we have presented a design of 16 tap FIR filter using micro programmed controller and its FPGA implementation. The micro programmed controller is used for controlling the operation of digital FIR filter. A sequential architecture utilizing single multiplier and adder along with other building blocks are used to demonstrate the proposed technique. Performance evaluation is done by synthesizing and implementing the design in target Spartan-3E FPGA using Xilinx ISE XST synthesis tool.

REFERENCES

- 1. S. A. Khan, Digital Design of Signal Processing Systems: A practical approach, John Wiley and Sons, United Kingdom, 2011.
- 2. U. Meyer-Baese, G. Botella, D. E. T. Romero and Martin Kumm, "Optimization of high speed pipelining in FPGA-based FIR filter design using genetic algorithm," Proc. of SPIE, Vol. 8401, 2012.
- Langeswaran K., Revathy R., Kumar S.G., Vijayaprakash S., Balasubramanian M.P., "Kaempferol ameliorates aflatoxin B1 (AFB1) induced hepatocellular carcinoma through modifying metabolizing enzymes, membrane bound ATPases and mitochondrial TCA cycle enzymes", Asian Pacific Journal of Tropical Biomedicine, ISSN : 2221-1691, 2(S3)(2012) pp.S1653-S1659.
- 4. Y. Zhou and P. Shi, "Distributed Arithmetic for FIR Filter implementation on FPGA," Proc. of IEEE Intl. Conf. on Multimedia Technology (ICMT'2011), Hangzhou, China, pp. 294-297, July 2011.
- F. Nekoei, Y. S. Kavian and O. Strobel, "Some schemes of realization digital FIR filters on FPGA for communication applications," Proc. Of 20th Intl. Crimean Conference on Microwave and Telecommunication Technology (CriMiCo'2010), Crimea, Ukraine, pp.616-619, Sept. 2010.
- Anbazhagan R., Satheesh B., Gopalakrishnan K., 'Mathematical modeling and simulation of modern cars in the role of stability analysis", Indian Journal of Science and Technology, ISSN: 0974-6846, 6(S5) (2013) pp.4633-4641.
- B. W. Bomar, "Implementation of micro programmed control in FPGAs," IEEE Transaction on Industrial Electronics, Vol. 49, No. 2, pp. 415-422, Apr. 2002.
- 8. Muruganantham S., Srivastha P.K., Khanaa, "Object based middleware for grid computing", Journal of Computer Science, ISSN : 1552-6607, 6(3) (2010) pp.336-340.

9. A. Barkalov and L. Titarenko, Logic synthesis for Compositonal Microprogram Control Units, Springer, Berlin: Germany, 2008.

- R. Wiśniewski, A. Barkalov, L. Titarenko and W. Halang, "Design of micro programmed controllers to be implemented in FPGAs," Intl. Journal of Applied Mathematics and Computer Science, Vol. 21, No. 2, pp. 401-412, June 2011.
- 11. M. Rafiquzzaman, Fundamentals of Digital Logic and Microcomputer Design, John Wiley and Sons Inc., 5th Edition, New Jersey: USA, 2005.
- 12. Sengottuvel P., Satishkumar S., Dinakaran D., "Optimization of multiple characteristics of EDM parameters based on desirability approach and fuzzy modeling", Procedia Engineering, ISSN : 1877-7058, 64() (2013) pp.1069-1078.
- 13. A. A. Barkalov, L. A. Titarenko and K. N. Efimenko, "Optimization of circuits of compositional microprogram control units implemented on FPGA," Cybernetics and Systems Analysis, Vol. 47, No. 1, pp. 166-174, 2011.
- 14. Rajendran S., Muthupalani R.S., Ramanathan A., "Lack of RING finger domain (RFD) mutations of the c-Cbl gene in oral squamous cell carcinomas in Chennai, India", Asian Pacific Journal of Cancer Prevention, ISSN : 1513-7368, 14(2) (2013) pp.1073-1075.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 2, February 2015

- 15. B Karthik, TVUK Kumar, MA Dorairangaswamy, E Logashanmugam, Removal of High Density Salt and Pepper Noise Through Modified Cascaded Filter, Middle East Journal of Scientific Research, 20(10), pp 1222-1228, 2014.
- 16. Daimiwal, Nivedita; Sundhararajan, M; Shriram, Revati; , Applications of fMRI for Brain MappingarXiv preprint arXiv:1301.0001, 2012.
- 17. Daimiwal, Nivedita; Sundhararajan, M; Shriram, Revati; , Respiratory rate, heart rate and continuous measurement of BP using PPGIEEE Communications and Signal Processing (ICCSP), 2014 International Conference on, PP 999-10022014.
- 18. Kamatchi, S; Sundhararajan, M; , Optimal Spectral Analysis for detection of sinusitis using Near-Infrared Spectroscopy (NIRS) .
- 19. Shriram, Revati; Sundhararajan, M; Daimiwal, Nivedita; , Human Brain Mapping based on COLD Signal Hemodynamic Response and Electrical NeuroimagingarXiv preprint arXiv:1307.4171, 2013
- 20. Daimiwal,Nivedita;Sundhararajan, M; Shriram, Revati; , Comparative analysis of LDR and OPT 101 detectors in reflectance type PPG sensorIEEE Communications and Signal Processing (ICCSP), 2014 International Conference on, PP 1078-1081,2014