

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

Cascaded H-Bridge Inverter with Minimum Switches Using Hybrid Modulation Technique

Preethi M.P¹, Dr.K.Sebasthirani²

PG Student, Department of Electrical and Electronics Engineering (PG), Sri Ramakrishna Engineering College

Coimbatore, Tamilnadu, India¹

Associate Professor, Department of Electrical and Electronics Engineering (UG), Sri Ramakrishna Engineering College

Coimbatore, Tamilnadu, India²

ABSTRACT: The power extracted from renewable energy resources has some limitations that are occurred due to the weather changes and scarcity of sources. The power demand and scarcity can be minimized by improving the power extracting methods. Multilevel inverter requires several number of dc sources for synthesizing the ac output voltage waveform. Therefore a new method of multilevel inverter with reduced number of switches has been designed that uses hybrid modulation technique where it is the combination of Fundamental Frequency Pulse Width Modulation (FPWM) and Multi Sinusoidal Pulse Width Modulation MSPWM for each inverter cell operation that is processed by sequential switching pulse which reduces the power loss and conduction loss. This proposed designed with reduced number of switches, the conduction and switching losses gets decreased, which leads to increase the efficiency of the inverter. The size and power consumption in the driving circuits can also be minimized. This structure minimizes the Total Harmonic Distortion (THD) of the output voltage waveforms.

KEYWORDS: Cascaded H-bridge inverter, Fourier analysis, Hybrid Modulation, Multilevel Inverter, MATLAB, THD.

I.INTRODUCTION

Nowadays Multilevel inverters are used as a new kind of power converter circuits, it can be classified into three main topologies as diode-clamped, flying capacitor and cascaded H bridge multilevel inverters. The dc-link capacitor voltages can be balanced in the absence of any added circuits or individual dc voltage sources. Real and reactive power conversion applications are also uses this approach [1]. Neutral point regulation is provided for the three level diode clamped multilevel inverter that contains a multiple carrier modulator combined along with it [2]. Comparison of diode-clamped and cascaded multilevel converter combined with energy storage systems [3]. Individual capacitor link voltages are balanced by using both the selective harmonic elimination method[4]. Analyzing the different types of multilevel inverter topologies cascaded h- bridge inverter is considered to be the best alternative for medium voltage applications [5]. Fundamental switching scheme is used at higher amplitude modulation indexes [6]. A method is focused on a 27-level asymmetric inverter with only using only one power supply and which can be applied for the converters with any number of voltage levels[7]. Any number of voltage levels can be generated using given number of voltage sources with decreasing the number of switches thus the total harmonic distortion can be minimized [8].

II.PROPOSED HYBRID MODULATION TECHNIQUE WITH REDUCED NUMBER OF SWITCHES

A new structure of multilevel inverter with reduced number of switches has been proposed . The proposed structure has reduced the size and power consumption of the multilevel inverter circuit. Figure 1 shows the structure of proposed 13 level multilevel inverter in which each phase of the inverter contains two parts. One of the part contains the dc voltage sources equal to V_0 and the other part contains the dc voltage sources equal to V_K , where k=0,1,2,3,4,5 the other two dc sources V_0 - V_5 are not dependent on each other.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014



Figure1 Structure of proposed thirteen level inverter

III.PROPOSED BLOCK DIAGRAM

Input DC of about 23V is given to the thirteen level cascaded H-bridge inverter whereas it is being controlled by Hybrid modulation controller which generates the hybrid pulses for each separate H bridges. Hybrid modulation is the combination of Fundamental Frequency Pulse Width Modulation (FPWM) and Multi Sinusoidal Pulse Width Modulation (MSPWM) for each inverter cell operation, so that the output obtained is the combined features of switching-loss reduction due to Fundamental pulse width modulation, and better harmonic performance from multi sinusoidal pulse width modulation. In this modulation technique, the two different frequencies are used here to operate the four switches of the inverter cell; two switches are commutated at Fundamental pulse width modulation is used here to commutate two switches, while the multi sinusoidal pulse width modulation is used to modulate the other two switches, therefore the resultant switching patterns are the same as those obtained with multi sinusoidal pulse width modulation. A sequential switching scheme is combined with hybrid modulation technique in order to overcome losses due to unequal switching. A simple base pulse width modulation scheme is also introduced here to get resultant hybrid PWM circulation that makes power dissipation among the power modules to be balanced.



www.ijareeie.com



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

The load used here is a single phase induction motor whose parameters are

Input Voltage	120 V
Horse power	0.25
Frequency	50HZ

Table 1 Parameters for the induction motor

HMC combines SSP, FPWM, and MSPWM that produces SSHM pulses. A simple combinational sequence in a H bridge is given as,

$S1 = ABC' + \overline{AB}$	$S1' = ABD' + \overline{A}B$
$S2 = \overline{A} BC' + \overline{AB}$	$S2' = \overline{A}BD' + A\overline{B}$
$S3 = \overline{AB}C' + A\overline{B}$	$S3' = \overline{AB}D' + A\overline{B}$
$S4 = \overline{ABC'} + AB$	$S4' = \overline{A}BD' + AB$

where A is an SSP, B is an FPWM, C' is an MSPWM for cell-I and D' is an MSPWM for cell-II. If SSP A = 1, then S1, S2, S1', and S2' are operated with MSPWM, while S3, S4, S3', and S4' are operated at FPWM. If SSP A = 0, then S1, S2, S1', and S2' are operated at FPWM, while S3, S4, S3', and S4' are operated with MSPWM. Since A is a sequential signal, the average switching frequency amongst the four switches is equalized. Voltage stress and current stress of power switches in each cell is inherently equalized with this modulation.

IV. FOURIER ANALYSIS

The Fourier analysis of a multilevel waveform allows the analysis of unwanted harmonics present in the system. The fundamental equations of the Fourier analysis that describe the multilevel waveform is presented .

The Fourier series of a cascaded multilevel waveform with separate equal dc sources may be expressed as

$$f(t) = f\theta_1(t) + f\theta_2(t) + f\theta_3(t) + f\theta_4(t) + f\theta_5(t)$$
$$= \frac{4V_{dc}}{\pi} + \sum_{h=1}^{\infty} \left[\cosh(\theta_1) + \cosh(\theta_2) + \cosh(\theta_3) + \cosh(\theta_4) + \cosh(\theta_5)\right] \frac{\sin(h\omega t)}{h}$$

$$=\frac{4V_{dc}}{\pi}\sum_{h=1}^{k}[\cosh(\theta_k)]\frac{\sin(h\omega t)}{h}$$

Where

The total rms value for the multi level waveform with n steps was found by integrating the multilevel waveform over one cycle. The root-mean-square of the cascaded multilevel waveform with n step is

$$f(t_{rms)=}V_{dc}\sqrt{s^2} - \frac{2}{\pi}\sum_{k=1}^{s}(2k-1)\theta_k$$

Fundamental value of rms is given as

10.15662/ijareeie.2014.0312049 www.ijareeie.com

Copyright to IJAREEIE

13751



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

$$f(t_{rms}) = \frac{V_{dc2}\sqrt{2}}{\pi} - \frac{2}{\pi} \sum_{k=1}^{s} (2k-1)\theta_k$$

THD % =
$$100^* \sqrt{\frac{[f(t)_{RMS}]}{[f_1(t)_{RMS}]}} - 1$$

The quality of a multilevel waveform depends on the choice of switching angles ,varying the switching angles to control the magnitude of the rms waveform also affects the THD_{v} . Ideally, one desires only the fundamental component of the multilevel waveform, and to eliminate or filter the residual frequencies.

V.SIMULATION FOR 13 LEVEL INVERTER WITH HYBRID MODULATION TECHNIQUE

The simulation diagram of the cascaded H-bridge inverter of 13 level with reduced number of switches .The hybrid modulation scheme consist of the two pair of switches of a single H-bridge, the first pair of switches say s1 and s3 will get commutated by the fundamental pulse width modulation and next two pair of switch say s2 and s4 are being modulated, therefore the resultant switching patterns are the same as those obtained with PSPWM.



Figure 3;a)Simulation diagram for thirteen level multilevel inverter b)PSPWM

VI.OUTPUT VOLTAGE WAVEFORM

The output voltage waveform for the 13 level inverter with hybrid modulation technique is shown in figure6.



Figure 4;output voltage waveform 10.15662/ijareeie.2014.0312049 www.ijareeie.com



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

VII. OUTPUT WAVEFORM FOR HARMONICS

The harmonic waveform for thirteen level inverter is about 4.44% for resistive load.

VIII. THD SPECTRUM FOR THIRTEEN LEVEL MULTILEVEL INVERTER OUTPUT VOLTAGE

The total harmonic distortion obtained for the proposed method is about 4.44% when compared to the conventional method of 7 level multilevel inverter.



Figure 5; THD spectrum of the 13 level inverter output voltage waveform

The comparison table for the conventional and proposed method is given as

Types of Inverter	THD (%)
7 level	26.32%
13 level	4.44%

Table.2; Comparison of multilevel inverters

X.CONCLUSIONS

A new method of multilevel inverter with reduced number of switches has been designed that uses hybrid modulation technique which reduces the power loss and conduction loss. As the circuit when designed with reduced number of switches the conduction and switching losses gets decreased, which leads to increase the efficiency of the inverter. The size and power consumption in the driving circuits can also be minimized. This structure minimizes the Total Harmonic Distortion (THD) of the output voltage waveforms to 4.44%.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 12, December 2014

REFERENCES

[1]Alian Chen and Xiangning He."Research on Hybrid-ClampedMultilevel-Invertertopologies,"IEEE Trans.Ind.Appl.,vol.53,no.6,december 2006. [2]Ashish Bendre and Giri venkataramanan,"Modeling and Design of a Neutral-Point Voltage Regulator for a Three-level Diode-Clamped Inverter using Multiple-Carrier modulation,"IEEE Trans.Ind.Appl.,vol.53,no.3,june 2006.

[3]YingCheng and Chang Qian,"A Comparison of Diode-clamped and Cascaded multilevel inverter for a STATCOM with energy storage,"IEEE Trans.Ind.Appl., vol.53, no.5, October 2006.

[4]Alan J.Watson and Patrick W.Wheeler,"A Complete Harmonic Elimination Approach to DC link Voltage Balancing for a Cascaded Multilevel Inverter,"IEEE Trans.Ind.Appl.,vol.54,no.6,december 2007.

[5]Mariusz Malinowski and Jose Rodriguez," A Survey on Cascaded Multilevel Inverters," IEEE Trans.Ind.Appl.,vol.57,no.7,july2010.

[6]Leon M.Tolbert and Fang Zheng Peng,"Charge Balance Control Schemes for Cascaded Multilevel inverter in Hybrid Electric Vechicles,"IEEETrans.Ind.Appl.,vol.49,no.5,October 2002.

[7]JuanDixon and Javier pereda,"Asymmetrical Multilevel Inverter for Traction Drives using only oneDCsupply, IEEETrans.Ind.Appl" vol.59, no.8, October 2010.