

(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 4, April 2014

Analysis of 16 Bit Microprocessor Architecture on FPGA Using VHDL

Nupur Gupta¹, Pragati Gupta², Himanshi Bajpai³, Richa Singh⁴, Shilpa Saxena⁵

Student, Dept. of ECE, Shri Ram Murti Smarak Womens College Of Engineering and Technology, Bareilly,

U.P., India^{1,2,3,4}

Assistant Professor, Dept. of ECE, Shri Ram Murti Smarak Womens College Of Engineering and Technology,

Bareilly, U.P, India⁵

ABSTRACT: This paper involves the design and simulation of 16 bit microprocessor architecture on FPGA using VHDL. Significant features such as the , increased speed ,minimal implementation real-estate, reduction in power and maximum configurability are provided by several FPGAs. Where earlier a design may have included 6 to 10 ASICs, but today the same design can be achieved using only single FPGA.VHDL is used in order to programme FPGA.VHDL is an acronym for very high-speed integrated circuit hardware description language. This model actually represents the textual description of a hardware design or a piece of design which, when simulated mimics the design behavior .The processor contains a number of basic modules. These modules are register array of 8X16 bit register, an ALU, shift register, program counter , an instruction register ,an address register, a comparator and control unit. All of these units or modules are assembled together and communicate through a common 16 bit tristate data bus.

KEYWORDS: Register transfer level, Reduced instruction set computer(RISC), Very high speed integrated circuit(VHSIC) hardware description language, Arithmetic logic unit(ALU), Field programmable gate array(FPGA).

I. LITEARTURE SURVEY

Since the programmable logic technology has been developed highly. It has become feasible that the processors based on FPGA are implemented in the laboratory. Several soft processor cores are being available now days, such as Xilinx, Pico Blaze, Altera Nios. But these processor cores are being provided as black boxes or black box units in which case a user is just unable to monitor internal signals, and the operation process, neither can modify the original structure. FPGAs have especially led to the development of designs in high level description languages like VHDL or Verilog ,which allow the designer to conceive the design at the level of RTL without reference to the final technology or vendor used for the final implementation.[1]

VHDL is an efficient programming language that allows one to model easily and develop complex digital systems in a dynamic hardware description language. The authors in [2] proposed a VHDL based rapid prototype approach to simulate ,synthesize and implement a computer system using commercial CAD tools. The usage of VHDL for the designing and implementation of a CPU structure has been presented in[3]. In the design implementation of 16 bit CPU [4], the author has obtained the minimum clock period of 31.46ns and with the proposed design architecture, the clock period is highly reduced as shown in the simulation results , so that fast processing can be achieved.

II.INTRODUCTION

The requirements for the language were being first generated in 1980s, under the title Very High Speed Integrated Circuit (VHSIC) project of US government, in order to enhance the electronic technology, design process, and procurement, as well as the development of many advanced IC process technologies. Any hardware design can be described in terms of its operations at different levels of abstraction, from system through to logic gates. At each level of this hierarchy the overall inputs and outputs remain the same but the functionality of distinct sections become clearer with the help of detailed schematics.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

IC design indulges in more complex computations as compare with the software version and found to be time consuming .The design needed to develop such as microprocessor of required specification by conventional approach will lead to reduction in machine cycle, variation in data bus size, reduction in cost, and implementation of all numbering system. After implementing such a system, major questions raises in the shape of its integration and optimization. These problems have been eliminated by Field Programmable Gate Array (FPGA) technology and by Hardware Descriptive Language(HDL).The software interface along with chip design and planner reduces the complexity and enhances the ease of computations .[5],[6],[7].

With the proposed design in this paper, the 64 KB memory is interfaced with the CPU and the minimised delay, clock period, path delay are obtained. The proposed design has been tested with some application programs of memory-related operations (load, store, move, and branch).

III. TECHNICAL WORK PREPARATION

Various tools are put forth in designing of this system. In the present case microprocessor is bricked up using synthesized operations in the form of objectives and broader aspects. Fig. 1.shows the organization of the paper design that is needed to implement:




Fig 1. Composition of paper design with aims and objectives.

a) System overview

This paper design has been represented by separate modules. The main focus amongst them for Operational Design, Software Design and Hardware Design.

b) Operational overview

The operational view deals with various kinds of operation which a microprocessor can perform. The CPU (Central Processing Unit) is the "brain" of computer. It is composed of several parts, like data path, control path and memory units. At each clock cycle, Control Unit is needed to generate the control signals automatically for operating the data path. It is based on the finite state machine concept. The control unit for a processor basically cycles through three main steps, usually referred to as the instruction cycle i.e Fetch an instruction, Decodes the instruction and Executes the instruction. Second part deals with the Arithmetic Logic Unit which perform arithmetic computations such as addition, subtraction, multiplication, division, increment, decrement and logical functions such as AND ,OR , XOR ,left shift ,right shift etc [7].

Copyright to IJAREEIE



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014




Fig2. Microprocessor sub blocks and control unit

c) Software overview

Interfacing with VHDL software used in this system, reduces the complexity and also provide the graphic presentation of the system.VHDL is advantageous when used for systems design is that it allows the behavior of the required system to be described(modeled) and verified (simulated) before synthesis tools translate the design into real hardware (gates and wires).This not only indulge in compilation but also produces waveform results. For performing compilation and simulation of any logic circuit design, few sophisticated Computer Aided Design(CAD) tools such as Alteras II and Xilinx web pack are used [10].

d) Hardware overview

The Fundamental building block of microprocessor is shown in fig 3. This model instantiates components **cpu** and **mem** and specifies the necessary signals to connect the components, as shown in figure below.




Fig 3. Hardware representation of 16 bit microprocessor

Component **mem** is a memory device and contains the instructions and data for the CPU to execute. Component **cpu** is an RTL implementation of the CPU device that is simulated for correctness and synthesized to implement the design. It includes clock signal ,reset valid memory address(VMA),address register,ready signal and data is required for



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 4, April 2014

operation. A final point is that when a VHDL model [11] is translated into the "gates and wires" that are mapped onto a programmable logic device such as a CPLD or FPGA, and then it is the actual hardware being configured, rather than the VHDL code being "executed" as if on some form of a processor chip.

Instruction register is for storing the instruction being fetched from the memory. The program counter holds the address of the memory of the current instruction. After the execution of instruction, the program counter move to the next instruction. If there is branch instruction, the program counter is loaded with the address of the next instruction . Then the value of the program counter is copied by the control unit to the address register, which gives the new address in address bus .The process of storing data into memory is called writing and retrieving data or opcode from the memory is called reading.

IV EXPERIMENTAL RESULTS

Synthesis and simulation of the VHDL code of the processor using Xilinx Software (Version 9.1) is presented. The synthesis and simulation results are presented for justification .Using Xilinx ISE 9.1 software the code is tested and checked. The simulation results are compared with the theoretical results. Before the start of simulation, the instructions and data are written and loaded into the memory. The processor with memory is tested for arithmetic and logical operations . When the VHDL code is fully synthesized, then the code is loaded to the Spartan FPGA device[8].

	/top/dock /top/u1/addr /top/u1/rw	0 111111111111111111111111111111111111				00000000	00000000)0000000	000000001				
	/top/u1/data				0000000	00000000	00 100000	00000001	00000000	00000000	000000	000000001	0000000	000010000)0000000	0000000001	000000.
	/top/u1/con1/current_state	reset1	eset1	reset2	reset3	reset4	reset5	reset6	execute	loadi2	oadi3	loadi4	loadi 5	loadi6)incpc	incpc2	incpc3
2.2	/top/u1/con1/next_state /top/u1/con1/instrwr	reset2 0	reset2)reset3)reset4	reset5)reset6)execute)oadi2	joadi3)oadi4)oadi5)oadi6)ncpc)incpc2	(incpc3)ncpc4
-	/top/u1/con1/regsel /top/u1/con1/regrd	000 0	000											<u>)001</u>	<u>)</u> 000		
~~~	/top/u1/con1/regwr /top/u1/con1/progentrrd	0															

#### Simulation results of microprocessor

#### Fig 4 reset state

This state executes according to the state machine modelling as the sequential process sets signal **current_state** to state value **reset1**. This is the first state of the reset sequence for the CPU which starts the process of getting the CPU ready to execute instructions. If the reset signal is not '1' and there is a rising edge on the clock signal, then the **next state** signal generated by the combinational process is copied to signal **current_state**. This is the method for the state machine to advance from one state to another. After the **reset** signal is set to a value other than '1', the state machine is in state **reset1**. Moving further control passes to state reset 2, reset3, reset 4, reset 5 and finally goes to reset 6 and, depending on the value of the ready signal from the memory, either stays in **reset6** or writes the memory data value to register **InstrReg** and goes to state **execute**.

At this point, the state machine has reset the state of the CPU to a known state and loaded the first instruction into register **InstrReg**. From this point forward, the state machine changes state depending on the instructions encountered.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 4, April 2014

	Messages								Ţ						Ĭ			
4	/top/clock	0																
	/top/u1/addr		000000	0000000	0001	(00000	00000000010					0000000	000000011					00000
(12)	/top/u1/rw	0																
and the second s	/top/u1/data	222222222222222222	000000	0000000	0001 0000	000000000000000	00100	00000000010	<u>X000000</u>	0000000010	000000	0000000011	000000	0000110000	1000000	0000000011	10000000	000000100
	/top/u1/con1/current_state	reset1	incpc	incpc2	incpo	3 )incpc4	incpc5	)incpc6	)execut	e loadi2	loadi3	loadi4	loadi 5	loadi6	lincpc	ncpc2	ncpc3	incpc4
1	/top/u1/con1/next_state	reset2	incpc2	)ncpc3	)incpc	4 )incpc5	)incpc6	)execute	loadi2	loadi3	)oadi4	)loadi 5	loadi6	lincpc	lincpc2	Ĵncpc3	incpc4	ncpc5
1	/top/u1/con1/instrwr	0									and the second		200					
+	/top/u1/con1/regsel	000	000											010	1000			
4	/top/u1/con1/regrd	0																
	/top/u1/con1/regwr	0																
4	/top/u1/con1/progentrrd	0																

#### Fig 5 load instruction

In the above figure, the load instruction is executed. With the help of this instruction the data is loaded from the external memory to the microprocessor. The load instruction can be immediate where the data to be loaded is the part of the instruction. The load instruction is executed in the state machine manner where the current state starts from load 1 and end at load 6.

H-4	/top/clock /top/u1/addr /top/u1/rw		0000000000	0000111			)0000000	0000110000					100000000	0000 1000			
	/top/u1/data	Delayership and a second second	000000000			<b>1</b> 00000000			00000001	X0000000	000000111		000001000		000001110	<b>X0000000</b>	000010000
	/top/u1/con1/current_state	Internet in the second s	Jincpc4	Jincpc5	jincpc6	)execute	jstore2	jstore3	store4	)incpc	)incpc2	incpc3	incpc4	)incpc5	)incpc6	execute	bqti2
3	/top/u1/con1/next_state /top/u1/con1/instrwr	reset2 0	)incpc5	)incpc6	)execute	)store2	)store3	jstore4	Jincpc	)incpc2	)incpc3	incpc4	)incpc5	)incpc6	lexecute	)pgti2	)bqti3
*	/top/u1/con1/regsel /top/u1/con1/regrd /top/u1/con1/regwr /top/u1/con1/progentrd	000 0 0 0	000			<u>X010</u>		<u>1011</u>		<u>)000</u>						1001	

#### Fig 6 store instruction

In the above figure ,the store instruction is executed. With the help of this instruction the data is loaded from the microprocessor to the external memory.

/top/dock	0															
/top/u1/addr /top/u1/rw	0	000000000	00110000				10000000	000001000								
🚽 /top/u1/data	22222222222222222222222	00000000	00000001	0000000	000000111	0000000	00000 1000	001100	0000001110	0000000	000010000	(000000)	00001111111	(000000	0000001000	00
/top/u1/con1/current_state	reset1	store3	store4	)incpc	)incpc2	)incpc3	incpc4	incpc 5	incpc6	execute	bqti2	bqti3	bgti4	incpc	incpc2	inc
/top/u1/con1/next_state /top/u1/con1/instrwr	reset2 0	)store4	)incpc	)incpc2	)incpc3	)incpc4	)incpc5	)incpc6	)execute	)bqti2	)bqti3	)bqti4	)incpc	)incpc2	Ĵncpc3	inc
/top/u1/con1/regsel /top/u1/con1/regrd	000 0	<u>)</u> 011		)000						(001		<u> (110</u>		<u>)</u> 000		
<ul> <li>/top/u1/con1/regwr</li> <li>/top/u1/con1/progentind</li> </ul>	0 0															

Fig 7 branch instruction

In this execution, the data is compared with the defined value and if the condition is true, the control jumps to the defined label(address) and if the condition become false, the next instruction is executed.



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 4, April 2014





Fig 8 RTL schematic of 16 bit Microprocessor

### **V. ANALYSIS REPORTS**

Following analysis reports are obtained using Xilinx ise 9.2i for synthesis and map reports:



#### Fig 9 Delay Report

This figure shows the maximum delay operation of each module of microprocessor during the execution of whole operation.



(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 4, April 2014




Fig 10 Fan out Report

As we know that fan out is the greatest number of input of gates of same type to which the output can be safely connected .Fan out of logic gate output is number of gate inputs, it can feed or connect to. The maximum fan out of output measures it's load driving capability.

Number of Slices:	216 out of 960 22%
Number of slice Flip Flops	260 out of 1920 13%
Number of 4 input LUTs	335 out of 1920 17%
Number of I/O	45
Number of I/O Buffers	45 out of 108 41%
Input Output Buffer Flip Flops	20
Number of Global CLKs	2 out of 24 8%

Table 1 Synthesis Report

The synthesis report include total number of slices, LUT, Input, Output blocks and buffers. LUT: A logic cell consist of a look up table , flip flop and connection to adjacent cells. The LUT uses combinational logic to implement a 4 i/p expression.

**SLICES:** A logic slice consist of two logic cell. A configurable logic block consist of 4 slices. This combine architecture gives benefits in final system such as increased performance of logic execution.



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 4, April 2014

#### VI. CONCLUSION

Some additional features in CPU have been added like complex addition ,complex multiplication and other logical operation etc. Some other modules can be added like timer, counter, interrupt in this which can enhance the features of the processor .Since this processor is 16 bit so it is capable of accessing 16kb of external memory. More number of input output devices can be accessed simultaneously.

#### REFERENCES

- [1] Jurado-Carmona, F.J., Tombs, J., Aguirre, M.A., Torralba, A., "Implementation of a fully pipelined ARM compatible microprocessor core" XVII Design on Circuits and Integrated Systems Conference, 2002, pp. 559-563.
- [2] Hamblen J. "Using Synthesis, Simulation, and Hardware Emulation to Prototype a Pipelined RISC Computer System". Atlanta, Georgia.

[3] Zainalabedin N." Using VHDL for Modeling and Design of Processing Units". Pp.315- 326, Boston, Massachusetts.
[4] Manoranjan Pradhan," Simulation and Verification of Self Test 16-Bit Processor", International Journal of Computer Applications (0975 – 8887) Volume 20– No.1, pp.42-45, April 2011.

- [5] Davidson, J. "FPGA Implementation of a Reconfigurable Microprocessor" IEEE Custom Integrated Circuits Conference, 1993, pp. 3.2.1-3.2.4
- [6] Sueyoshi, T., Kuga, M., and Shibamura, H., "KITE Microprocessor and CAE for Computer Science", Systems and Computers in Japan, Vol. 33, No. 8, 2002, pp.64-74.
- [7] Pastor, J. S., Gonzalez, I., Lopez, J., Arribas ,F.G, Martinez, J. "A Remote Laboratory for Debugging FPGA-Based Microprocessor Prototypes" ,Proceedings of the IEEE International Conference on Advanced Learning Technologies (ICALT'04),2004.
- [8] S. Kaliamurthy, R. Muralidharan, "VHDL Design of FPGA Arithmetic Processor" International Conference on Engineering and ICT, 2007.
- [9] Allen Dewey, "Analysis and design of digital system with VHDL", PWS publishing company, 1997.
- [10] Data sheet of Spartan-II 2.5 FPGA Family. 2003. XILINX, DS001-2 (V2.2).
- [11] Weijun Z. 2001. VHDL Tutorial, Learn by Example.