# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

# DESIGN AND IMPLEMENTATION OF 32 BIT MULTIPIER USING VEDIC MATHAMATICS 

S Venkateswara Reddy<br>PG Student (ES\&VLSI), Mallineni Lakshmaiah Engineering College, Kanumalla, Andhra Pradesh, India.


#### Abstract

In this paper, a novel multiplier architecture based on ROM approach using Vedic Mathematics is proposed. This multiplier's architecture is similar to that of a Constant Co-efficient Multiplier (KCM). However, for KCM one input is to be fixed, while the proposed multiplier can multiply two variables, three variables and so on. The proposed multiplier of 32 -bit is implemented on a Spartan xc5s500e III FPGA, it is fast, less power consumption as compared with Array Multiplier and Urdhava Multiplier for 32-bit cases.


Keywords: Vedic Mathematics, Array multiplier, Urdhava Multiplier, Constant Coefficient Multiplier, Ekadikena Purvena.

## I. INTRODUCTION

## A. WHAT IS THE NEED OF A MULTIPLIER?

Multiplication is one of the more silicon-intensive functions, especially when implemented in Programmable Logic. Multipliers are key components of many high performance systems such as FIR filters, Microprocessors, Digital Signal Processors, etc. A system's performance is generally determined by the performance of the multiplier, because the multiplier is generally the slowest element in the system. Furthermore, it is generally the most area consuming. Hence, optimizing the speed and area of the multiplier is a major design issue.

## B. WHERE A MULTIPLIER IS USED?

A Multiplier is used in various platforms for various applications. Multipliers used in Mathematics platform are Coefficient Multiplier, Fourier Multiplier, Algebra Multiplier, Lagrange Multiplier, and Characteristic Multiplier. In Electrical Engineering platform Binary multiplier, Array Multiplier, Frequency Multiplier. In Macro Economics Money Multiplier, Fiscal Multiplier, Economics Multiplier. In Warfare as Force Multiplier. In Clock Signal as CPU Multiplier and in Lottery games also multiplier is used. So we came to know that multipliers are used in our daily life for various applications. So to make the multiplier faster, power efficient and to fit in lesser area we are going to use an oldest technique known as Vedic mathematics.

## II. VEDIC MATHAMATICS

Vedic Mathematics hails from the ancient Indian scriptures called "Vedas" or the source of knowledge. This system of computation covers all forms of mathematics, be it geometry, trigonometry or algebra. The striking feature of Vedic Mathematics is the coherence in its algorithms which are designed the way our mind naturally works. This makes it the easiest and fastest way to perform any mathematical calculation mentally. Vedic Mathematics is believed to be created around 1500 BC and was rediscovered between 1911 to 1918 by Sri Bharti Krishna Tirthaji (1884-1960) who was a Sanskrit scholar, mathematician and a philosopher. He organized and classified the whole of Vedic Mathematics into 16 formulae or also called as sutras.

These formulae form the backbone of Vedic mathematics. Great amount of research has been done all these years to implement algorithms of Vedic mathematics on digital processors. It has been observed that due to coherence and

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

symmetry in these algorithms it can have a regular silicon layout and consume less area along with lower power consumption.

## III. ARRAY MULTIPLIER

In Array multiplier AND gates are used for generation of the bit-products and adders for accumulation of generated bit products. All bit-products are generated in parallel and collected through an array of full adders or any other type of adders. Since the array multiplier is having a regular structure, wiring and the layout are done in a much simplified manner. Therefore, among other multiplier structures, array multiplier takes up the least amount of area. But it is also the slowest with the latency proportional to $\mathrm{O}(\mathrm{Wd})$, where Wd is the word length of the operand. Example I describes the multiplication process using array multiplier and Fig. 1 depicts the structure of the same. Instead of Ripple Carry Adder (RCA), here Carry Save Adder (CSA) is used for adding each group of partial product terms, because RCA is the slowest adder among all other types of adders available. In case of multiplier with CSA, partial product addition is carried out in Carry save form and RCA is used only in final addition.

## EXAMPLE 1:



Here from the above example it is inferred that partial products are generated sequentially, which reduces the speed of the multiplier. However the structure of the multiplier is regular.


Fig 1: Array multiplier using CSA hardware Architecture

## IV. UURDHAVA TIRYAKBHYAM METHOD:

Urdhava Tiryakbhyam (Vertically and Crosswise), is one of Sixteen Vedic Sutras and deals with the multiplication of numbers. The sutra is illustrated in Example 2 and the hardware architecture is depicted in Fig.2. In this example two decimal numbers ( 31 x 35 ) are multiplied. Line diagram for the multiplication of two, three and four digit numbers is shown in Fig. 2 using Urdhava Method. The digits on the two ends of the line are multiplied and the result is added with the previous carry. When three or more lines are present, all the results are added to the previous carry. The least significant digit of the number thus obtained acts as one of the result digit and the rest act as the carry for the next step. Initially the carry is taken to be zero.

EXAMPLE 2: $31 \times 35=1085$

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

## (An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013



Answer: $\mathbf{3 1} \times \mathbf{3 5}=1085$


Fig. 2: Line Diagram for Urdhava Multiplication of 2, 3 and 4 digits

## V. PROPSED METHOD

The proposed method is based on ROM approach however both the inputs for the multiplier can be variables. In this proposed method a ROM is used for storing the squares of numbers as compared to KCM where the multiples are stored.
A. OPERATION

To find ( $\mathrm{a} \times \mathrm{b}$ ), first we have to find whether the difference between ' a ' and ' b ' is odd or even. Based on the difference, the product is calculated.
B. IN CASE OF EVEN DIFFERENCE

Result of Multiplication= [Average] 2- [Deviation] 2
C. IN CASE OF ODD DIFFERENCE

Result of Multiplication $=[$ Average $\mathrm{x}($ Average +1$)]$-[Deviation $\mathrm{x}($ Deviation+ I$)]$
Where
Average $=[(a+b) / 2]$
Deviation $=[$ Average - smallest $(a, b)]$

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

Thus the two variable multiplications are performed by averaging, squaring and subtraction. To find the average $[(a+b) / 2]$, which involves division by 2 is performed by right shifting the sum by one bit. If the squares of the numbers are stored in a ROM, the result can be instantaneously calculated. However, in case of Odd difference, the process is different as the average is a floating point number. In order to handle floating point arithmetic, Ekadikena Purvena - the Vedic Sutra which is used to find the square of numbers end with 5 is applied. Example 5 illustrates this. In this case, instead of squaring the average and deviation, [Average $x$ (Average +1 )] - [Deviation x (Deviation+ I)] is used. However, instead of performing the multiplications, the same ROM is used and using equation (10) the result of multiplication is obtained.
$\mathrm{n}(\mathrm{n}+\mathrm{l})=(\mathrm{n} 2+\mathrm{n}) \ldots(10)$
Here n 2 is obtained from the ROM and is added with the address which is equal to $\mathrm{n}(\mathrm{n}+1)$. The sample ROM contents are given in Table 1.

| Address | Memory Content (Square) |
| ---: | ---: |
| 1 | 1 |
| 2 | 4 |
| 3 | 9 |
| 4 | 16 |
| $\ldots$ | $\ldots$ |

TABLE 1
Thus, division and multiplication operations are effectively converted to subtraction and addition operations using Vedic Math's. Square of both Average and Deviation is read out simultaneously by using a two port memory to reduce memory access time.

## EXAMPLE 3

- $16 \times 12=192$
- 1 ) the difference between $(16-12)=4->$ Even Number
- 2) For Even Difference, Product $=[$ Average $] 2-[$ Deviation $] 2$
- i. Average $=[(\mathrm{a}+\mathrm{b}) / 2]=[(16+12) 12]=[28 / 2]=14$
- ii. Smallest $(a, b)=\operatorname{smallest}(16,12)=12$
- iii. Deviation $=$ Average - Smallest $(a, b)=14-12=2$
- 3) Product $=14$ sqr- $2 \mathrm{sqr}=196-4=1926 \times 12=192$


## EXAMPLE 4:

- $15 \times 12=180$
- I) Find the difference between (15-12)=3 ->Odd Number
- 2) For Odd Number Difference find the Average and Deviation.
- I. Average $=[(\mathrm{a}+\mathrm{b}) / 2]=[(12+15) / 2]=13.5$
ii. Deviation $=[$ Average - smallest $(a, b)]=[13.5-$ smallest $(13,12)]=[13.5-12]=1.5$
- 3$)$ Product $=(13 x I 4)-(1 \times 2)=182-2=180$

ISSN (Print) : 2320-3765
ISSN (Online): 2278-8875

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

## VI. EXPERMIMENTAL RESULT

Table 2 and Table 3, it is inferred that the proposed multiplier is best suited for higher order bit multiplication (i.e., more than SxS). Since in FPGA there is sufficient amount of on chip memory, which can be used to store the squares of the numbers, the proposed multiplier will consume only fewer logic elements for its implementation.

TABLE II: Result for 16*16 Multiplier

| Criterion | Array Multiplier | Urdhava Multiplier | Proposed Multiplier |  |
| :--- | :--- | :--- | :--- | :---: |
| Area | 735 | 696 | 291 |  |
| Total Combinational <br> Functions | 96 | 96 | 48 |  |
| Dedicated Logic Registers | 0 | 0 | 16 |  |
| Total Memory Bits(Kb) | 0 | 3079 | 5341 |  |
| Transitions | 3169 | 80.31 | 119.82 |  |
| Speed After <br> Pipelining(MHz) | 77.23 | 45.94 | 45.92 |  |
| Power | 3.65 | 9.62 |  |  |
| Static Power(mW) | 45.95 | 17.39 | 17.45 |  |
| Dynamic Power(mW) | 4.45 | 17.42 |  |  |
| I\O Power |  |  |  |  |

TABLE III: Result for $32 * 32$ Multiplier

| Criterion | Array Multiplier | Urdhava Multiplier | Proposed Multiplier |  |
| :--- | :--- | :--- | :--- | :---: |
| Area |  |  | 3152 |  |
| Total Combinational <br> Functions | 2776 | 482 |  |  |
| Dedicated Logic Registers | 192 | 192 | 96 |  |
| Total Memory Bits(Kb) | 0 | 0 | 32 |  |
| Transitions | 6254 | 6084 | 9865 |  |
| Speed After <br> Pipelining(MHz) | 40.47 | 44.86 | 78.94 |  |
| Power |  |  |  |  |
| Static Power(mW) | 44.98 | 44.95 | 44.92 |  |
| Dynamic Power(mW) | 6.35 | 5.98 | 15.67 |  |
| IIO Power | 21.52 | 21.39 | 21.56 |  |

## VII. CONCLUSION

Thus the proposed multiplier provides higher performance for higher order bit multiplication. In the proposed multiplier for higher order bit multiplication i.e. for $32 \times 32$ and more, the multiplier is realized by instantiating the lower order bit multipliers like $16 \times 16$. This is mainly due to memory constraints. Effective memory implementation and deployment of memory compression algorithms can yield even better results.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)
Vol. 2, Issue 8, August 2013

## REFERENCES

[1]. Harpreet Singh Dhillon and Abhijit Mitra "A Digital Multiplier Architecture using Urdhava Tiryakbhyam Sutra oj Vedic Mathematics" IEEE Conference Proceedings,200S.
[2]. Asmita Haveliya "A Novel Design ./i)r High Speed Multiplier .fi)r Digital Signal Processing Applications (Ancient Indian Vedic mathematics approach)" International Journal of Technology And Engineering System(IJTES):Jan - March 2011- Vo12 .Nol
[3]. Raminder Preet Pal Singh, Parveen Kumar, Balwinder Singh "Perfimnance Analysis of'32-Bit Array Multiplier with a Carry Save Adder and with a Carry-Look-Ahead Adder" International Journal of Recent Trends in Engineering, Vol 2, No.6, November 2009
[4]. Parth Mehta, Dhanashri Gawali "Conventional versus Vedic mathematical method Jor Hardware implementation oj a multiplier" 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies
[5]. Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat ""High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics" Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 20 II, liT Kharagpur

## BIOGRAPHY

S Venkateswara Reddy has completed his Bachelor Degree from Mallineni Lakshmaiah Engineering College and now he is pursuing MTech in Mallineni Lakshmaiah Engineering College.

