# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

# MATLAB SIMULATION OF A DC-AC-DC CONVERTER WITH ZERO-VOLTAGESWITCHING 

B.Surendra ${ }^{1}$, R.Mahendhar ${ }^{2}$, Dr.Himani ${ }^{3}$<br>PG Student [Power Electronics], Aurora's Engg College, Bhongir, AP, India ${ }^{1}$<br>Asst. Professor, Dept.of EEE, Aurora's Engg College, Bhongir, AP, India ${ }^{2}$<br>HOD, Dept. of EEE, Aurora's Engg College, Bhongir, AP, India ${ }^{3}$


#### Abstract

A full-bridge dc-dc converter is proposed featuring zero-voltage-switching (ZVS) of active switches over the entire conversion range. In contrast to conventional techniques the stored energy in the auxiliary inductor of the proposed converter is minimal under full load condition and it progressively increases as the load current decreases. Therefore, the ZVS operation over the entire conversion range is achieved without significantly increasing full load conduction loss making the converter particularly suitable in applications where the output is required to be adjustable over a wide range and RL load, and variable load for practical is to be calculated.


Keywords: DC-DC power conversion, soft-switching, zero-voltage-switching (ZVS).

## I.INTRODUCTION

The zero-voltage-switching (ZVS), Zero voltage switching can best be defined as conventional square wave power conversion during the switch's on-time with switching transitions. For the most part, it can be considered as square wave power utilizing a constant off-time control which varies the conversion frequency, or on-time to maintain regulation of the output voltage. For a given unit of time, this method is similar to fixed frequency conversion which uses an adjustable duty cycle, regulation of the output voltage is accomplished by adjusting the effective duty cycle, performed by varying the conversion frequency. This changes the effective on-time in a ZVS design. The foundation of this conversion is simply the volt-second product equating of the input and output. It is virtually identical to that of square wave power conversion, and vastly unlike the energy transfer system of its electrical dual, the zero current switched converters. During the ZVS switch off-time, the L-C tank circuit resonates. This traverses the voltage across the switch from zero to its peak, and back down again to zero. At this point the switch can be reactivated, and lossless zero voltage switching facilitated. Since the output capacitance of the MOSFET switch (Co\& has been discharged by the resonant tank, it does not contribute to power loss or dissipation in the switch. Therefore, the MOSFET transition losses go to zero - regardless of operating frequency and input voltage. This could represent a significant savings in power, and result in a substantial improvement in efficiency. Obviously, this attribute makes zero voltage switching a suitable candidate for high frequency, high voltage converter designs. Additionally, the gate drive requirements are somewhat reduced in a ZVS design due to the lack of the gate to drain (Miller) charge, which is deleted when V\& equals zero. The technique of zero voltage switching is applicable to all switching topologies; the buck regulator and its derivatives (forward, half and full bridge), the fly back, and boost converters, to name a few. This presentation will focus on the continuous output current, buck derived topologies, converter (FBZVS converter), [1]-[5], is the most popular topology for dc-dc converters due to fixed switching frequency, ZVS operation, high efficiency, low circulating reactive energy and moderate device stresses. By using a dc blocking capacitor and a saturable inductor in series with primary winding, the primary current during the free-wheeling interval can be reduced to zero. This circuit is called as the zero-voltage and zero-current-switching (ZVZCS) FB converter [6] wherein the lagging-leg switches operate at ZCS and leading-leg switches operate with ZVS. The major limitation of the FBZVS converter has been the limited range of operation over which ZVS can be achieved. When the load current is low, the ZVS of the lagging-leg switches is lost as the energy stored in the leakage inductance of the transformer is insufficient to discharge the switch

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

and transformer capacitances. The loss of ZVS results in increased switching losses and electromagnetic interference (EMI). In the case of high-power converters using insulated gate bipolar transistor (IGBT), an external snubber capacitor is connected to reduce the rate of rise of voltage and turn-off losses Therefore, in high-power converters, the loss of ZVS addition-ally results in the discharge of snubber capacitor in IGBT. The resulting surge current can be detrimental to IGBT and capacitor in the long run and it increases EMI problem. Further, the resonant voltage overshoots due to resonance between the snubber capacitor and wiring/lead inductance can exceed IGBT voltage rating. Therefore, it is important to maintain ZVS operation over the entire range of operation or the conversion range. The following solutions have been proposed in the past. Using higher series inductance increases the ZVS range but results in increased loss of duty cycle and ringing across secondary-side rectifier diodes. With consequent reduction in transformer turns ratio, primary reflected current and switch conduction loss increases [2], [5].

1) Using saturable inductor instead of a linear inductor, ZVS range can be increased without significantly losing the duty ratio [7], [8]. However, a large-size core is required to implement the saturable inductor.
2) The energy stored in the magnetizing inductance can also be used to aid the ZVS operation. The switch current and the conduction loss is significantly increased [9]. In the converter proposed in [10] and [11], the stored energy in the magnetizing inductance of auxiliary transformer (which is independent of load) is used to extend the ZVS range.
3) Using a passive auxiliary "pole" circuit, full-range ZVS operation can be achieved [12] but the fixed circulating

Current results in additional conduction loss. In the above listed techniques, except for (2), the range of ZVS operation can be extended at the expense of increased full-load conduction loss. Ideally, additional energy storage is not required under full-load condition since the energy stored in transformer leakage inductance is sufficient for ZVS operation. The additional stored energy is required only when the load current is less. FBZVS converters featuring this kind of adaptive energy storage using coupled inductors are reported in [13] and [14]. A passive auxiliary add-on circuit for conventional FBZVS converter using a transformer and an uncoupled inductor to achieve ZVS operation over the entire conversion range is recently proposed [15]. In this paper a new topology of FBZVS converter is proposed to achieve ZVS over entire con-version range with minimum additional conduction loss. The proposed converter does not use auxiliary coupled inductor or transformer, rather, the main power transformer is divided into two half-rated transformers and an uncoupled inductor is used to achieve ZVS over entire conversion range. It is particularly suitable in applications where the output is required to be adjustable over a wide range and load resistance and Inductance is fixed (e.g. an electromagnet power supply). The proposed converter and its operating principle are described in Sections II and III, respectively. The design considerations are discussed in Section IV. Experimental results on a 100 $\mathrm{kHz}, 500 \mathrm{~W}$ prototype converters are presented in Section V demonstrating full-range ZVS operation. The proposed converter is expected to exhibit higher efficiency even at part-load operation either in its low-power (e.g., up to 1-2 kW ) high-frequency ( $300-500 \mathrm{kHz}$ ) application using MOSFETs or in its high-power (e.g., $5-20 \mathrm{~kW}$ ) low-frequency $(25-50 \mathrm{kHz})$ application using IGBTs. Simplified loss analysis for a high-power application of proposed FBZVS converter with IGBTs and calculations with design parameters of a 18 kW electromagnet power supply presented in Section VI, illustrate its higher part-load efficiency.

## A.ZVS Benefits

Zero power "Lossless" switching transitions, Reduced EMI / RFI at transitions, No power loss due to discharging Goss, No higher peak currents, (i.e. ZCS) same as, square wave systems, High efficiency with high voltage inputs at, and any frequency Can incorporate parasitic circuit and component L \& C Reduced gate drive requirements (no "Miller" effects) Short circuit tolerant
B.ZVS Differences

Variable frequency operation (in general), Higher off state voltages in single switch, unclamped topologies Relatively new technology - users must climb the earning curve Conversion frequency is inversely proportional to load current A more sophisticated control circuit may be required

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)
Vol. 2, Issue 8, August 2013

## II. PROPOSED FBZVS CONVERTER

In Fig. 1 shows the circuit diagram of the proposed FBZVS converter. Four MOSFET or IGBT switches, $S_{1} S_{4}$, four anti-parallel diodes, $D_{1} D_{4}$, and four snubber capacitors, $C_{1} C_{4}$ constitute the full-bridge switching circuit. The differences between the proposed and conventional FBZVS converter are as follows.

a) The dc blocking capacitor of conventional converter is split into two capacitors, $C_{d c 1}$ and $C_{d c 2}$, in the proposed circuit.
b) While the conventional converter uses a single high-frequency transformer, it is divided into two transformers $T_{r 1}$ and $T_{r 2}$ (with primary-to-secondary turns ratio of $N: 1$ ) in the proposed circuit.
c) The proposed circuit has additional inductor $L a$ which adaptively stores additional energy for ZVS operation when the stored energy in transformer leakage is inadequate

The secondary windings of the transformers are connected in series. The leakage inductances of both the transformers are shown as a lumped inductor $L s$ in series with secondary windings. The diodes $D_{r 1}, D_{r 2}$, inductors $L f_{1}, L f_{2}$ and capacitor $C f$ form the output current double rectifier and filter. $R_{o}$ is the load resistance and $\mathrm{L}_{\mathrm{o}}$ is the load inductance, where $V_{d}$ is the input dc voltage source. The current double rectifier on the secondary side in Fig. 1 can be replaced with the full-wave bridge and centre tap rectifiers if suitable. Primary and secondary connections of the transformers for alternative rectifier configurations are shown in Fig. 2.

## III. PRINCIPLE OF OPERATION

The idealized waveforms of the converter with proposed auxiliary circuit in the steady-state are shown in Fig. 3. The details of switching transitions are not shown explicitly in the figure because the intension is to describe the operating principle of adaptive energy storage in the auxiliary inductor which aids the full-range ZVS operation and the mechanism of ZVS transitions in FB converters is well understood. Let $D$ be

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)
Vol. 2, Issue 8, August 2013


Fig 2
the duty cycle of the output voltage, $v s$, at the terminals of series-connected secondary windings of transformers $T_{r 1}$ and $T_{r 2}$. The key waveforms for the operation when $D$ is low are shown by the solid dark lines in Fig. 3. The voltages $v_{g 1}-v_{g 4}$ are the gate voltage signals for switches $S_{1} S_{4}$, respectively. In steady-state the voltage across the capacitors $C_{d c 1}$ and $C_{d c 2}$ is equal to $\left(V_{d} / 2\right)$. The resulting voltage waveforms across the primary windings of the two transformers are shown as $v_{1}$ and $v_{2}$. Due to the series connection of the secondary windings as shown in Fig. $1, v_{s}=\left(v_{1}+v_{2}\right) / \mathrm{N}$. The waveform of $v_{s}$ is a three-step bipolar square-wave voltage waveform with amplitude equal to $\pm\left(V_{d} / N\right)$ and duty cycle $D$. The waveform of transformer primary current is shown as $i_{1}$ and $i_{2}$. The load current is low and the energy stored in transformer leakage inductance is not sufficient to itself achieve ZVS of all the switches $S_{1} S_{4}$. Under this condition it is desired that the sufficient energy should get stored in $L a$ so that ZVS of switches can be achieved. The voltage across $L a$ can be written as $v_{L \alpha}=\left(v_{p 1}-v_{p 2}\right)$. The waveform of $v L a$ is a three-step bipolar square-wave voltage waveform with amplitude equal to $\pm V_{d}$ and duty cycle ( $1 \_D$ ). Therefore, when $D$ is low and load current is less, the duty cycle of $v_{L a}$ is high. The peak value of $i_{L a}\left(I_{L a}\right)$ is high. Sufficient energy is thus available in $L a$ to achieve the ZVS operation. $I_{L a}$ is derived as
$I_{L a}=\frac{V_{d}}{4 L_{a} F_{a}}(1-D)=I_{L a}, \max (1-D) \ldots(1)$

Where $F_{s=1}\left(1 / T_{s}\right)$ is the switching frequency the changes in relevant waveforms for the operation of circuit when $D$ is high are shown by the dashed lines in Fig. 3. The load current is high and energy stored in the transformer leakage inductance itself is sufficient to achieve ZVS of the switches. Under this condition it is desired that the energy storage in $L a$ is minimal. It is quite clear from the above discussion and from the waveforms of Fig. 3 that the duty cycle of $v L a$ is low. Therefore, $I_{L a}$ is lower and so is the energy stored in inductor $L a$.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)
Vol. 2, Issue 8, August 2013


Fig 3
In the applications where output is fixed (e.g. voltage regulator modules), $D$ is ideally independent of load if output filter inductor current is continuous. This continuous conduction mode (CCM) of operation is, however, practically restricted to typically up to $20 \%$ of the maximum load current otherwise the required value and size of filter inductor becomes very large In discontinuous conduction mode (DCM) D reduces with load current at No-Load condition. $\mathrm{D} \approx 0$ In applications where the output is required to be adjustable over a wide range and load resistance and Inductance is fixed (e.g., an electromagnet power supply), the expression for load current (neglecting duty ratio loss) can be written as
$I_{0}=\frac{v_{d}}{2 N R_{0}} D=I_{0}, \max D \ldots$ (2)
Thus, the load current and the auxiliary inductor current in the proposed circuit vary opposite to each other When $D$ is high, load current is high. Energy stored in transformer leakage inductance is sufficient for ZVS operation. Auxiliary current is low causing low additional conduction losses in the devices. When $D$ low, load is current low and energy in transformer leakage inductance is insufficient for ZVS operation. Auxiliary current increases and assists to achieve ZVS operation. Thus the trade-off between the ZVS operation and conduction losses is optimally resolved and fullrange ZVS is achieved without significantly increasing full-load conduction losses. Although the proposed FBZVS converter has two trans-formers, the combined rating of the two transformers is the same as one transformer in the conventional FBZVS converter. The primary voltage of the individual transformer in proposed converter ( $\pm V_{d} / 2$, peak) is half as compared to that in conventional converter ( $\pm V_{d}$, peak) Thus the total volt-ampere rating of two transformer in proposed converter is the same as single transformer in conventional converter. In high-power applications two halfrated transformers in proposed converter can ease thermal management. Similarly, the worst case dc voltage $\left( \pm V_{d}\right)$ That might appear across two dc blocking capacitors in the proposed converter is the same as that in the conventional FBZVS converter.

## IV. DESIGN CONSIDERATIONS

With the same gate pulse sequence as shown in Fig. 3, in the conventional FBZVS converter, the ZVS operation of right-leg switches, $S_{3}$ and $S_{4}$, is lost for load current lower than a certain value since energy stored in only the transformer leakage inductance (plus additional series inductor, if placed) is responsible for ZVS operation. Note that in

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

the proposed FBZVS converter also, in absence of auxiliary inductor $L a$ the ZVS operation of right-leg switches, $S_{3}$ and $S_{4}$, is lost for lower load currents. It can be noticed from the waveforms of Fig. 3 that switches $S_{1}$ and $S_{2}$ turn-off when transformer primary current $i_{1}$ and the auxiliary inductor current $i_{L a}$ are at maximum. Snubber capacitors $C_{1}$ and $C 2$ are charged and discharged by the total energy stored in inductors $L f_{1} / L f_{2}$, leakage inductance of $T_{r 1} \& L a$. For higher load current, energy stored in $L f_{1} / L f_{2}$ is significant, contribution of that in the leakage inductance of $T_{r 1}$ is negligible and since $I_{L a}$ is low; energy stored in $L a$ is also insignificant. For lower load currents energy stored in $L f_{1} / L f_{2}$ still may be sufficient for ZVS operation, and in addition, ZVS of $S_{1}$ and $S_{2}$ is assisted by energy stored in $L a$ as $I_{L a}$ is proportionately increased. However, energy stored in $L f_{1} / L f_{2}$ is not available for ZVS operation of switches $S_{3}$ and $S_{4}$ and charging and dis-charging of $C_{3}$ and $C_{4}$ relies on energy stored in the leakage inductance of $T_{r 2} \& L a$. Under the assumption that the trans-formers $T_{r 1}$ and $T_{r 2}$ are identical having the same leakage inductance and neglecting transformer winding capacitances, the energy balance during switching transition for ZVS operation can be written as

$$
\begin{equation*}
\frac{1}{2} L_{a} I_{L_{a}}^{2}+\frac{1}{2} \frac{L_{s}}{2}\left(\frac{I_{a}^{2}}{4}\right) \geq C V_{d}^{2} \tag{3}
\end{equation*}
$$

Where $C_{3}=C_{4}=C$.
A suitable design of approach can be to minimize the trans-former leakage inductance to minimize the duty cycle loss as well as the overshoot and ringing on the secondary side. This will also maximize the turns ratio of the transformer reducing primary-side conduction loss. The energy stored in $L a$ achieves ZVS operation. From (1) and (3)

$$
\begin{equation*}
L_{a} \leq \frac{(1-D)^{2}}{32 C F_{s}^{2}} \ldots \tag{4}
\end{equation*}
$$

However, if it is minimized, the energy stored in transformer leakage inductance may not be sufficient to achieve ZVS on its own even near full-load condition, i.e. with $D \approx 1$. Energy storage in $L a$ is therefore also required even near full-load condition to achieve ZVS operation. Equation (3) gives smaller value of $L a$ for $D \approx 1$. Smaller $L a$ in turn result in large $I_{L a}$, particularly under operating conditions with $D \approx 0$, increasing conduction loss in the switches. Therefore, it is felt that instead of minimizing transformer leakage inductance, its value can be optimally chosen to simultaneously achieve full-range ZVS operation and improve overall efficiency over the entire conversion range. However, such an optimization is beyond the scope of this paper.

Additional condition can be imposed for the choice of $L a$ based on time $\Delta t$ allowed to charge/discharge the

$$
\begin{equation*}
L_{a}=\frac{\Delta t(1-D)}{8 C F_{s}} \tag{5}
\end{equation*}
$$

Output voltage of the proposed converter is given by

$$
\begin{equation*}
V_{o}=V_{d}(D-\Delta D) / 2 N \tag{6}
\end{equation*}
$$

Where $\Delta D$ the duty ratio is lost and is given by

$$
\begin{equation*}
\Delta D=\frac{2 N L_{s} I_{o}}{V_{d} T_{s}} \tag{7}
\end{equation*}
$$

Solving, (6) and (7)
$N=\frac{V_{d} D}{2 V_{o}\left(1+\frac{L_{a}}{R_{o} T_{z}}\right)}$
$\Delta D=\frac{L_{s} D}{L_{s}+R_{o} T_{s}}$.

## V. EXPERIMENTAL RESULTS

The full-range ZVS operation in the proposed FBZVS converter is verified on an experimental 500 W prototype converter operating at 100 kHz . The converter operates from a 250 V dc input and delivers 50 A maximum in a load resistance of $0.2 \Omega$, load inductance 5 h . The output current variation is specified in the range of 2 to 50 A . The switches $S_{1} S_{4}$ are IRF840 MOSFETs. In the trans-formers $T_{r 1} \& T_{r 2}, N=9$ and $L s=0.14 \mu \mathrm{H}$. The output filter is: $L f_{1}=L f_{2}=22 \mu \mathrm{H}$ and $C f=10 \mu \mathrm{~F}$. The value of auxiliary inductor is $L a=240 \mu \mathrm{H}$ and $C_{d c l}=C_{d c 2}=1 \mu \mathrm{~F}$. The control circuit was implemented

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

with controller UC3875.The waveforms of input voltage of secondary rectifierí, vLa and $i_{L a}$ for operation at various values of $D$ are shown in Fig. 4. Fig. 4(a) shows the waveforms for $D=0.9$. As the output current is high, the energy stored in transformer leakage inductance is sufficient for ZVS operation. The duty ratio of $v L a$ is 0.1 and therefore $I_{L a}$ is small causing minimum additional conduction loss. As $D$ progressively reduces to $D=0.5$, as shown in Fig. 4(b), ), the duty ratio of $v L a$ increases to 0.5 , thereby increasing $I_{L a}$. The reduced energy stored in trans-former leakage inductance is supplemented by the energy stored $L a$ in $L a$ in to achieve ZVS operation. As $D$ further reduces to 0.1 , as shown by the waveforms of Fig. 4(c), the output current is low and the energy stored in $L s$ is not sufficient for ZVS operation. However, the duty ratio of $v L a$ increases to 0.9 increasing $I_{L a}$ and stored energy in $L a$ to achieve ZVS operation The gate-source and drain-source voltage waveforms during turn-on of the left-leg switch $S_{2}$ are shown in Fig. 5(a) and (b) for $D=0.1$ and $D=0.9$, respectively. Similarly, the gate-source and drain source voltage waveforms during turn-on of the right-leg switch $S_{4}$ are shown in Fig. 6(a) and (b) for $D=0.1$ and $D=0.9$, respectively. Since in all the wave-forms, the gate-source voltage is applied after the drain-source voltage drops to zero, the ZVS operation of all the switches over the entire conversion range is demonstrated. Plot (1) of Fig. 7 shows the conversion efficiency of the developed prototype of the proposed converter. . Maximum conversion efficiency is limited to 0.8 primarily because the secondary-side drops become comparable with the low output voltage ( 10 V ). The prototype converter was then reconfigured as the conventional FBZVS converter by connecting the primary windings of the two transformers in series, and connecting them between the midpoints of both the legs. To demonstrate the advantage of adaptive auxiliary current over the fixed auxiliary current, a "pole" was added to the lagging-leg of the full bridge with $120 \mu_{\mathrm{H}}$ inductor (to keep the peak circulating current same as that in the proposed converter) and capacitive voltage divider using two 1 $\mu \mathrm{F}$ capacitors across the input dc bus. The efficiency of conventional FBZVS converter with pole on lagging leg is shown as plot (2) in Fig. 7. From full-load to approximately $20 \%$ part-load, efficiency of the proposed converter is observed to be higher. This is because the auxiliary current in the proposed converter is lesser than that in the conventional FBZVS converter with pole on lagging leg. For lower output power, the efficiency of the proposed converter is observed to be lesser. The reason is that in the conventional FBZVS converter with pole on lagging leg, the auxiliary current is circulating in only two switches whereas in the proposed converter auxiliary current is circulating in all the four switches causing more conduction loss. A pole on leading leg is also added to conventional FBZVS converter to achieve ZVS of all the switches over the entire load range. Therefore to compare the efficiencies of proposed converter and conventional FBZVS converter with pole on both legs, another pole with $120 \mu \mathrm{H}$ was added to the configured conventional FBZVS converter on the leading leg along with pole of $120 \mu_{\mathrm{H}}$ on lagging leg. The efficiency of this conventional FBZVS converter with poles on the both legs is shown as the plot (3) in Fig. 7. The efficiency is observed to be further de-graded at full-load and also over the entire range as compared to the efficiency of the proposed converter. The improvement in efficiency with the proposed converter with respect to the conventional FBZVS converter at part-load operation depends on the trade-off between switching losses saved by maintaining ZVS operation and the additional conduction loss in the switches due to circulating current plus losses in the auxiliary inductor. The savings in the switching losses which will be larger if either switching frequency is high (typically 300500 kHz in low-power applications, e.g., up to $1-2 \mathrm{~kW}$, using MOSFET) or the snubber capacitors are larger (tens of nano farads) in high-power converters (e.g. up to $5-20 \mathrm{~kW}$, using IGBT). Simplified loss analysis and calculations described in Section VI illustrates this. Nevertheless, the full-range ZVS operation achievable in the proposed converter without additional loss penalty at full-load, is the major advantage as safe operation of semiconductor devices, snubber capacitors is guaranteed and overall reliability is increased.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering <br> (An ISO 3297: 2007 Certified Organization) 

Vol. 2, Issue 8, August 2013


Fig. 7 The plots of experimental efficiency. (1) Proposed converter with $\mathrm{L}_{a}=240 \mathrm{H}$. (2) Conventional FBZVS converter with pole on only lagging-leg. Pole inductance $=120 \mathrm{H}$. (3) Conventional FBZVS converter with poles on both the legs. Pole inductances $=120 \mathrm{H}$ each.

## VI. SIMPLIFIED LOSS ANALYSIS OF THE PROPOSED FBZVS CONVERTER WITH IGBT SWITCHES

IGBTs are used for the high-power application of proposed FBZVS converter. To calculate the conduction losses in the IGBT switches and anti-parallel diodes as well as the losses in the auxiliary inductor over the entire conversion range, following simplifying assumptions are made.

1) The output current is ripple-free; therefore transformer primary current is square-wave.
2) Transformer leakage inductance is small; therefore the slew interval (during which the transformer primary current reverses its direction) is absent.
3) The average power loss in an IGBT and a diode is proportional to the respective average currents.

## A Device Conduction Loss

The current flowing out of the midpoint of the leading leg is the sum of $i_{1}$ and $i_{L a}$ (see Fig. 1). Similarly the current flowing out of the midpoint of lagging leg is the difference between $i_{2}$ and $i_{L a}$. The amplitude of $i_{1}$ and $i_{2}$ is equal to $\left(I_{o} / 2 N\right)$ where $I_{o}$ is given by (2). Two distinctive modes can be observed de-pending on whether $I_{L a}<\left(I_{o} / 2 N\right)$ or $I_{L a}>\left(I_{o} / 2 N\right)$.

## International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering <br> (An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013


Fig. 8

(b)

Fig. 8
The boundary between the two modes can be derived by equating $I_{L a}$ to $\left(I_{o} / 2 N\right)$, The duty ratio, where the two currents have same amplitude is termed as $D_{b o u n d a}$ and can be derived as

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering <br> (An ISO 3297: 2007 Certified Organization) 

Vol. 2, Issue 8, August 2013

$$
\begin{equation*}
D_{b o u n d a r y}=\frac{N^{2} R_{o}}{N^{2} R_{o}+F_{s} L_{a}} . \tag{10}
\end{equation*}
$$

Fig. 8(a) and (b) shows various current waveforms for $D<D_{b o u n d a r ~}$ and $D>D_{\text {boundar }}$ respectively. The expressions for average currents in all IGBT switches $\left(I_{S 1 \_} I_{S 4}\right)$ and antiparallel diodes $\left(I_{D 1 \_} I_{D 4}\right)$ of the full-bridge circuit are summarized in Table I. Expressions for the total conduction losses in these devices, $P_{\text {cond }}$, can then be derived as follows.

For $\mathrm{D}<\mathrm{D}_{\text {boundry }}$

$$
\begin{align*}
P_{\text {cond }}= & \frac{V_{d}}{8 L_{a} F_{s}}\left(V_{o n}+V_{d i}\right)-D^{2} \\
& \times\left[\frac{V_{d}}{4 N^{2} R_{o}}\left(V_{d i}-V_{o n}-\left(\frac{V_{o n}+V_{d i}}{2}\right) \frac{L_{a} F_{s}}{N^{2} R_{o}}\right)\right. \\
& \left.\quad+\frac{V_{d}}{8 L_{a} F_{s}}\left(V_{o n}+V_{d i}\right)\right] . \tag{11}
\end{align*}
$$



TABLEI
Summary of Expressions for Average Device Currents

|  | $D<D_{\text {boumdar }}$ | $D>D_{\text {bowndura }}$ |
| :---: | :---: | :---: |
| $I_{D 1}, I_{D 2}$ | $\frac{1}{2}\left(I_{L a}+\frac{I_{o}}{2 N}\right)\left(\frac{(1-D)}{2}-\frac{t_{x}}{T_{x}}\right)$ | $\frac{I_{o}}{4 N}(1-D)$ |
| $I_{D 3} . I_{D 4}$ | $\frac{1}{2}\left[\left(t_{L s}-\frac{I_{o}}{2 N}\right) D+\frac{t_{s}}{T_{s}}\left(I_{L o}-\frac{I_{o}}{2 N}\right)\right]$ | 0 |
| $I_{S 1}, I_{S 2}$ | $\frac{1}{2}\left[\left(t_{L a}+\frac{I_{o}}{2 N}\right) D+\frac{t_{x}}{T_{s}}\left(I_{L e}-\frac{I_{o}}{2 N}\right)\right]$ | $\frac{1}{2}\left(\frac{I_{o}}{2 N}+I_{L a}\right) D$ |
| $I_{S 3} I_{S 4}$ | $\frac{1}{2}\left(I_{L a}+\frac{I_{o}}{2 N}\right)\left(\frac{(1-D)}{2}-\frac{t_{x}}{T_{x}}\right)$ | $\frac{1}{2}\left(\frac{I_{o}}{2 N}-D I_{L o}\right)$ |

For $\mathrm{D}<\mathrm{D}_{\text {boundry }}$

$$
\begin{equation*}
P_{c o n d}=\frac{V_{d}}{4 N^{2} R_{o}}\left[D\left(V_{o n}+V_{d i}\right)+D^{2}\left(V_{o n}-V_{d i}\right)\right] . \tag{12}
\end{equation*}
$$

## B. Core and Winding Loss in Auxiliary Inductor

The core loss of ferrites is often expressed in the form of following curve-fit equation.

$$
\begin{equation*}
P_{\text {core }}=k F_{s}^{\alpha} B^{\beta} \tag{13}
\end{equation*}
$$

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

(An ISO 3297: 2007 Certified Organization)

## Vol. 2, Issue 8, August 2013

Wherek, $\alpha$ and $\beta$ are the constants and their values depend on the material grade. In the auxiliary inductor of the proposed converter, $F_{s}$ is constant and $B$ is proportional to $I_{L a}$, which from (1), is proportional to ( $1 \_D$ ) . Therefore, core loss in the auxiliary inductor can be expressed as

$$
\begin{equation*}
P_{\text {core }}=P_{\text {core }, \max }(1-D)^{\alpha} \tag{14}
\end{equation*}
$$

where $P_{\text {coremax }}$ is the maximum designed core loss corresponding to $I_{\text {Lamax. }}$.
Winding loss in the auxiliary inductor are given by

$$
\begin{equation*}
P_{\text {winding }}=I_{\text {La,rms }}^{2} R_{\text {coil }} \tag{15}
\end{equation*}
$$

where $R_{\text {coil }}$ is the winding resistance and $I_{\text {Larms }}$ is the rms value of $i_{\text {La }}$, given by

$$
\begin{equation*}
I_{L a, r m s}=\frac{V_{d}(1-D)}{4 \sqrt{3} L_{a} F_{s}} \sqrt{(2 D+1)} . \tag{16}
\end{equation*}
$$

## C. Total Primary-Side Losses and Comparison With

## Conventional FBZVS Converter

The total primary-side losses in the proposed converter are given by

$$
\begin{equation*}
P_{\text {total }}=P_{\text {cond }}+P_{\text {core }}+P_{\text {winding }} . \tag{17}
\end{equation*}
$$

For conventional FBZVS converter, the expression for the total primary-side loss (equal to the conduction loss in IGBTs and anti-parallel diodes), $P_{\text {total_conv }}$ can be derived as

$$
\begin{equation*}
P_{\text {total- } \infty n v}=\frac{V_{d}}{4 N^{2} R_{o}}\left[D\left(V_{o n}+V_{d i}\right)+D^{2}\left(V_{o n}-V_{d i}\right)\right] . \tag{18}
\end{equation*}
$$

For a $18 \mathrm{~kW}(60 \mathrm{~V} / 300 \mathrm{~A})$ output electromagnet power supply with designed parameters listed in Table II, Fig. 9 compares the total primary-side losses in the proposed and conventional FBZVS converter over the entire conversion range. These plots are obtained using (10)-(18) and the parameters of Table II. It can easily be seen that the total primary-side losses in the proposed converter are the same as conventional FBZVS converter for operation with higher values of $D$ (full-load operation). For the lower values of $D$, the device conduction plus magnetics losses are higher (e.g. 111 W at $D=0$ ) in the pro-posed FBZVS converter due to auxiliary circulating current. However, the loss of ZVS with 15 nF snubber capacitors in the conventional FBZVS converter would have resulted in total $\left(1 / 2 C V_{2} F_{s}\right)$ loss of 187.5 W. Therefore, the proposed converter improves the overall efficiency for lower values of $D$ in addition to the full-range ZVS operation.

## VII. CONCLUSION

A new FBZVS converter is proposed with ZVS of active switches over the entire conversion range. The principle of operation and design considerations of the circuit are described. The experimental results on a 500 W prototype converter demonstrate the adaptive auxiliary current which is high at lower duty ratio assisting the ZVS operation and low at higher duty ratio minimizing the additional conduction loss. The experimental results confirm the full-range ZVS operation. The proposed converter is therefore deemed suitable particularly for high-power applications where full-range ZVS operation is desired without the penalty of additional losses at full-load not only for the saving of switching losses but also for the reliable operation due to elimination of current and voltage stresses on the devices and EMI which results from the non-ZVS operation.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering <br> (An ISO 3297: 2007 Certified Organization) 

## Vol. 2, Issue 8, August 2013



Fig. 9


Matlab SIMULATION OF A DC-AC-DC Converter with Zero-Voltage-Switching

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
(An ISO 3297: 2007 Certified Organization)
Vol. 2, Issue 8, August 2013


OUTPUT OF SIMULATION

(c)

Fig 4

(b)


Fig 5

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 

## (An ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013


Fig. 6

## REFERENCES

[1] R. A. Fischer, R. D. T. Ngo, and M. H. Kuo, "A $500 \mathrm{kHz}, 250 \mathrm{Wdc}-\mathrm{dc}$ converter with multiple outputs controlled by phase-shifted PWM and magnetic," in Proc. High Freq Power Conv., May 1988, pp. 100-110.
[2] J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, "Design considerations for high-voltage high-power full-bridge zero voltage switching PWM converter," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 1990, pp. 275-284
[3] D. Dalal, "A 500 kHz multi-output converter with zero voltage
Switching," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 1990, pp. 265-274
[4] F.-S. Tsai, "Small-signal and transient analysis of a zero-voltage switched, phase controlled PWM converter using averaged switch model," IEEE Trans. Ind. Appl., vol. 29, no. 3, pp. 493-499, May/Jun. 1993
[5] A. W. Lotfi, Q. Chen, and F. C. Lee, "Non-linear optimization tool for the full-bridge zero-voltage-switched dc-dc convertor," Proc. Inst. Elect. Eng. B, vol. 140, no. 5, pp. 289-296, Sep. 1993.
[6] J. G. Cho, J. A. Sabate, G. Hua, and F. C. Lee, "Zero-voltage and zero-current-switching full bridge PWM converter for high power applications,"'IEEE Trans. Power Electron., vol. 11, no. 4, pp. 622-627,Jul. 1996.
[7] G. Hua, F. C. Lee, and M. M. Jovanovic, "An improved full-bridge zero-voltage-switched PWM converter using a saturable inductor,"IEEE Trans. Power Electron., vol. 8, no. 4, pp. 530-534, Oct. 1993.
[8] S. Hamada and M. Nakaoka, "Analysis and design of a saturable reactor assisted soft-switching full-bridge dc-dc converter," IEEE Trans. Power Electron., vol. 9, no. 3, pp. 309-317, May 1994.
[9] Watson and F. C. Lee, "Analysis, design and experimental results of a $1-\mathrm{kW}$ FB-ZVS-PWM converter employing magma secondary side control," IEEE Trans. Ind. Electron., vol. 45, no. 5, pp. 806-814, Oct.1998.
[10] R. Ayyanar and N. Mohan, "Novel soft-switched dc-dc converter with full ZVS-range and reduced filter requirement—Part I: Regulated-output applications," IEEE Trans. Power. Electron. vol. 16, no.2, pp. 184-192, Mar. 2001.
[11] R. Ayyanar and N. Mohan, "Novel soft-switched dc-dc converter with full ZVS-range and reduced filter requirement-Part II: Constant input, variable-output applications," IEEE Trans. Power. Electronics. vol. 16, no. 2, pp. 193-200, Mar. 2001.
[12] P. K. Jain, W. Kang, H. Soin, and Y. Xi, "Analysis and design considerations of a load and line independent zero voltage switching full bridge DC/DC converter topology," IEEE Trans. Power Electron., vol.17, no. 5, pp. 649-657, Sep. 2002.
[13] Y. Jang, M. M. Jovanovic, and Y. Chang, "A new ZVS-PWM full bridge converter," IEEE Trans. Power Electron., vol. 18, no. 5, pp.11221129, Sep. 2003.
[14] Y. Jang and M. M. Jovanovic, "A new family of full-bridge ZVS converters,"IEEE Trans. Power Electron., vol. 19, no. 3, pp. 701-708, May2004.
[15] M. Borage, S. Tiwari, and S. Kotaiah, "A passive auxiliary circuit achieves zero-voltage-switching in full-bridge converter over entire conversion range," IEEE Power Electron. Lett., vol. 3, no. 4, pp.
[16] A. W. Lotfi, Q. Chen, and F. C. Lee, "Non-linear optimization tool for the full-bridge zero-voltage-switched dc-dc convertor," Proc. Inst. Elect. Eng. B, vol. 140, no. 5, pp. 289-296, Sep. 1993

## BIOGRAPHY


B. Surendra ${ }^{1}$, born'85, Diploma in EEE from J.N.G.P College Hyderabad, Graduated in Electrical Engg, from S.R.R Engg College, Khammam, JNT.U'ty, (AP), India. He is currently pursuing MTech. (Power Electronics) at Aurora's Engg College. He is interested fields are Power Electronics.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering <br> (An ISO 3297: 2007 Certified Organization) 

Vol. 2, Issue 8, August 2013

R.Mahendhar ${ }^{2}$, graduated in electrical engg, presently working as asst. professor, EEE dept, aurora's engg college. He is interested fields are Power Electronics.


DR HIMANI ${ }^{3}$, graduated in Electrical Engg. From Mumbai, M Tech (IIT-R), PhD (IIT-D), LLB, MBA (Pune). She is currently working as HOD and Professor at Aurora's Engg College. She is interested fields are Power Electronics.

