

> (ISO 3297: 2007 Certified Organization) Vol. 2, Issue 8, August 2013

Design of Gating Pulse Generation on FPGA using CORDIC Algorithm for Cascaded Multi- Level Inverter

ArunKumar.M¹, Gowdra Vinay Kumar², Dr. Sanjay Lakshminarayanan³

Associate professor, Dept. of ECE, EPCET, Bangalore, Karnataka, India¹ PG Student [VLSI & Embedded systems], Dept. of ECE, EPCET, Bangalore, Karnataka, India² Associate professor, Dept. of EEE, MSRIT, Bangalore, Karnataka, India³

ABSTRACT: In this paper, FPGA based gate triggering pulses for five-level Cascaded Multilevel Inverter is designed. CORDIC algorithm is implemented on FPGA which is used for calculating different sine values. These sine values are used for generating gate pulses of five-level cascaded multilevel inverter. MATLAB/SIMULINK software was used for simulation and verification of proposed method.Gating signals are generated using FPGA Spartan-2 processor. The processor is designed using Verilog HDL using a structured coding method, simulated using Model Sim simulator and implemented using Xilinx 7.3FPGA synthesis Tool. The gating pulses are analysed and verified ,and compared with the actual pulses obtained from MATLAB/SIMULINK.

Keywords: Cascaded multilevel inverter, CORDIC, Verilog, MATLAB/SIMULINK, Gating pulses.

I. INTRODUCTION

Multilevel inverter is used in applications that need high voltage and high current. The topologies of multilevel inverter have several advantages such as lower THD, lower EMI generation, better output waveform and higher efficiency for a given quality of output waveform. The elementary concept of a multilevel converter to achieve higher power is to use a series of power semiconductor switches with several lower voltage dc sources to perform the power conversion by synthesizing a staircase voltage waveform that approximates sine wave. Even though multilevel inverter has many advantages, one major disadvantage is the greater number of power semiconductor switches needed. This need of many power semiconductors switches results in complex control algorithm and switching strategy. Conventionally control algorithm and switching strategy is implemented on microprocessor or DSP processors. This type of processor executes the instruction sequentially; inherently they are slow and have low memory bandwidth. Field-programmable gate arrays (FPGAs) overcome above disadvantages, also the inherent parallelism of the logic resources on an FPGA allows for considerable computational throughput even at a low MHz clock rate. Due to these advantages FPGAs are well suited for multilevel inverter [1].

The implementation of these complex algorithms requires computation of mathematical functions such as sine, cosineorsquareroots. These functions are computed using linear interpolation or power series techniques. While implementing on FPGAs usually the values are pre-computed and stored in lookup table (LUT) and if computation series required by using interpolation or power methods multipliers are used. LUTsarethefastestwaytomakethecomputation; buttheprecisionof the result is directly related to size of the look-up table. Theuseof powerseriesisslowtoconvergetoadesired precision and takes more iterations and depends on the availability of multipliers. One of the technique for calculating mathematical functions such as sine, cosine etc is for Co-ordinate Rotation Digital Computer (CORDIC) [3], [4]. Thismethod isacompromisebetween thetwomethods describedabovewhereintheprecisionispreservedwithoutany considerablememoryrequirement.

In this paper, a methodology for generating gating pulse for a multilevel inverter based on the cascaded multilevel inverter topology with equal dc sources is proposed. The main objective of this paper is it discusses about the gating pulse generation scheme for cascaded multilevel inverter. For generating gating pulses requires sine values at different instants of time. To compute the sine values CORDIC algorithm is used. This computed sine values is then



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

used for computing gating pulses for cascaded multilevel inverter.

This paper organized as follows. Section – II discusses the working principle of cascaded multilevel inverter. Section - III describes the CORDIC algorithm method. Section - IV discusses about gating pulse generation method for cascaded multilevel inverter and simulation results. The proposed CORDIC algorithm method along with ModelSim simulation results are presented in section-V. Finally conclusions are summarized in section VI.

II. OPERATION OF FIVE - LEVEL CASCADED MULTILVEL INVERTER

A five – level cascaded type multilevel inverter is considered for this work. In this configuration, four single phase Hbridges are serially connected for nine – levelinverter. This results in a 5-levels of voltage in the positive half cycle and 5-levels of voltage in the negative half cycle including '0' voltage level. In general the number of bridges required for an m level inverter is (m-1)/2. The block diagram of single phase cascaded five level inverter is shown in Fig. 1. Each bridge module comprises of four Metal Oxide Semi-Conductor Field Effect Transistors (MOSFET) is shown in Fig. 2. Each bridge is energized by separateSources. Thus for nine – level inverter four DC sources are needed. The general function of this multilevel inverter is to synthesize a staircase voltage waveform that approximates sine wave as shown in Fig. 3 from several separate DC sources which may be obtained from batteries, fuel cells, solar cells or ultra – capacitors [2].



Fig. 1 Block diagram for Cascaded multilevel inverter



Fig. 2 Configuration of Bridge inverter



Fig. 3 Output voltage of single phase 5-level inverter

TABLE I OUTPUT VOLTAGE LEVELSAND THEIR SWITCHING STATESFORNINE LEVEL INVERTER

Output voltage(v0)	M11	M12	M13	M14	M21	M22	M23	M24	M31	M32	M33	M34	M41	M42	M43	M44
V0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
V1=v1	1	1	0	0	0	1	0	1	0	1	0	1	0	1	0	1
V2=v1+v2	1	1	0	0	0	1	0	1	0	1	0	1	1	1	0	1
V3=v1+v2+v3	1	1	0	0	0	1	0	1	1	1	0	0	1	1	0	1
V4=v1+v2+v3+v4	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	1

The maximum output phase voltage is given as $V_0 = V_1 + V_2 + V_3 + V_4$ as seen in Fig. 3. The steps to synthesize the nine -level voltage waveforms are as follows.

1. For an output voltage level $V_0 = 0$, no switch in the H-bridges are turned on.

2. For an output voltage level $V_0 = V_1$, turn on the switches M11, M12, M22, M24, M32, M34, M42, M44.

3. For an output voltage level $V_0 = V_1 + V_2$, turn on all the switches as mentioned in step 2 and M41.

4. For an output voltage level $V_0 = V_1 + V_2 + V_3$, turn on all the switches in the step 3 and M31. 5. For an output voltage level $V_0 = V_1 + V_2 + V_3 + V_4$, turn on all the switches in the step 3 and M21.



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

where *Mij* is the switches in the individual bridge, *i* is the number of bridge and *j* switch number in the inverter. Table I shows the voltage levels and their corresponding switch states in one quarter cycle of output voltage. State condition 1 means the switch is on and 0 means the switch is off. Each switch is turned on only once per cycle and therefore reduces switching losses.

III. CORDICALGORITHM

CORDIC is known as an iterative algorithm using only shift-and-add operations to perform several mathematic functions for scientific and engineering fields. CORDIC was firstly described in 1959 by J.E.Volder [3]to evaluate trigonometric functions. In 1971, J. Walther[4] extended the CORDIC algorithm to hyperbolic functions and the algorithm is to day used in many application are assuch as matrix computation, digital signal processing, digital image processing, communication, robotics and graphics. CORDIC operates in two modes for computation of different functions, they are

- Rotation mode
- Vector mode
 - Rotation mode:

In rotation mode, the co-ordinate components of a vector and an angle of rotation is given and the coordinate component of original vector, after rotation through given angle are computed.

Vector mode:

In vector mode, the co-ordinate component of a given vector is given and the magnitude and angular arguments of original vector are compared.

(1)

The basic idea of CORDIC is to rotate the vector over given angle. Each basic rotation is realized by using shift and add operation. A vector is rotated through fixed number of steps called asiterations. If a vector v as shown in Fig 4. having co-ordinates (x and y) is rotated through an angle Φ then obtaining new vector with co-ordinates where x' and y' can be obtained using following method.

$$X = rcos\theta$$
, $Y = rsin\theta$

$$V' = \begin{bmatrix} x' \\ y' \end{bmatrix} = \begin{bmatrix} x\cos\phi - y\sin\phi \\ y\cos\phi + x\sin\phi \end{bmatrix}$$

Micro rotation Φ_i is performed by vector at each iteration i, so new vector is given by

$$x_{i+1} = x_i \cdot \cos\phi_i - y_i \cdot \sin\phi_i \tag{3}$$

$$y_{i+1} = y_i \cdot \cos\phi_i + x_i \cdot \sin\phi_i \tag{4}$$

Factorizing cos terms vector components given as

$$x_{i+1} = \cos\phi_i (x_i - y_i \cdot \tan\phi_i) \tag{5}$$

$$y_{i+1} = \cos\phi_i(y_i + x_i \cdot \tan\phi_i) \tag{6}$$

As cosine is an even function, so $\cos(\alpha) = \cos(-\alpha)$, then equation (5) and (6) becomes

$$x_{i+1} = k_i (x_i - y_i d_i 2^{-i})$$
(7)

$$y_{i+1} = k_i (y_i + x_i d_i 2^{-i})$$
(8)

where i is the number of iteration required by vector to reach the required angle, k factor is given as



Fig 4. Rotation of vector v



(ISO 3297: 2007 Certified Organization) Vol. 2, Issue 8, August 2013

$k = \prod_{i=0}^{n-1} k_i$ where k _i is CORDIC gain	(9)
Reducing original given rotation to add shift algorithm given as	
$x_{i+1} = (x_i - y_i d_i 2^{-i})$	(10)
$y_{i+1} = (y_i + x_i d_i 2^{-i})$ A new variable known as accumulator is given as	(11)
$z_{i+1} = (z_i - d_i \phi_i)$	(12)

 $d_i = \pm 1$ (d_i is the direction of angle of rotation) and $\Phi_i = \tan^{-1}2^{-i}$ is pre-computed and stored in table for different value of i.

Table II gives the computation for 30° .

i	d(i)	θ(i)	Z(i)	Y(i)	X(i)	2 ⁻ⁱ
0	+1	45	+30	0	0.6073	1
1	-1	26.6	-15	0.6073	0.6073	1/2
2	+1	14	+11.6	0.3036	0.9109	1/4
3	-1	7.1	-2.4	0.5313	0.8350	1/8
4	+1	3.6	+4.7	0.4270	0.9014	1/16
5	+1	1.8	+1.1	0.4833	0.8747	1/32
6	-1	0.9	-0.7	0.5106	0.8596	1/64
7	+1	0.4	+0.2	0.4972	0.8676	1/128
8	-1	0.2	-0.2	0.5040	0.8637	1/256
9	+1	0.2	+0	0.5006	0.8657	1/512

TABLE II CORDIC ALGORITHM CALCULATIONS

IV.CASCADED MULTILEVEL INVERTER GATING PULSES GENERATION SCHEME

The Simulink model of gate pulse generation scheme for cascaded multilevel inverter (CMLI) is shown in Fig. 5. The output of the Simulink model is shown in Fig. 6. As seen from the scheme sinusoidal signal is compared with different dc levels. Peak value of sinusoidal signal value is assumed as 1. In case of two level CMLI the dc levels compared are +0.5 and -0.5 as shown in Fig.5 (constant1 and constant2). First the sine signal separated into two parts one part consist of positive half cycle and the other part consists of negative half cycle. This is done by comparing the sine signal with constant value of 0.1 and -0.1 (this value is taken to avoid shoot through fault). Thus obtained signal is the gating signals for MOSFETs of bridge inverter-1 of Fig. 1 and this signal is named as G11G12 and G13G14 as seen in Fig. 6. If the compared sine signal lies between levels 0.1 and 0.5 the obtained signal is then added with signals G11G12 and G13G14 respectively to obtain the gating signals G22 and G24 as shown in Fig. 6.



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013



Fig. 5 Simulink model of gate pulse generation for 2- level CMLI

Fig. 6 Simulation result of gate pulse generated for 2- level CMLI

In case nine level CMLI the number of constants levels is three and the levels are divided as 0.25, 0.5 and 0.75 and the same scheme as discussed above is extrapolated for five level CMLI and the following gating pulses shown in Fig. 7 is obtained.



Fig. 7 Simulation result of gate pulse generated for five level CMLI

The above gating pulse is applied to gates of MOSFETs of nine level CMLI as shown in Fig. 8 and simulated result of nine level CMLI output voltage waveform is shown in Fig. 9.



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013



CMLI

V. FPGA IMPLEMENTATION ANDRESULTS

The gating signal generation scheme as discussed in section III consists of comparing sinusoidal signal with different constant levels. In case of nine level CMLI the levels are 0.25, 0.5 and 0.75 respectively. In conventional method this is done by comparing sine wave with different dc levels and this is accomplished by comparator circuits. In this paper digital implementation is considered by using FPGA. The required sine values are computed as discussed in section II and gating pulses are generated as per the scheme discussed in section III. The family of FPGA device used is Spartan – 2 and the target device is xc2s100 having a clock speed of 4MHz. The programming language used is VERILOG and simulated using MODELSIM. Fig. 10 shown MODELSIM simulated result of gating pulse generated for nine level CMLI. Fig. 11 shows the port pin outputs of the FPGA and captured in the CRO. As seen in Fig. 11 the final output of the FPGA as in the CRO matches with the simulated results of MATLAB as seen in Fig. 7. This gating pulse thus generated is applied to nine level CMLI through driver circuit as shown in Fig. 1 to obtain the load voltage waveform as shown in Fig. 9. Table 2 gives the device utilization of the FPGA target device xc2s100 and it is observed that, the utilization of device is very economical.



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013



Fig. 10 MODELSIM Simulation result of gate pulse generated for nine level CMLI



Fig. 11 PORT outputs from FPGA in CRO generated for nine level CMLI



(ISO 3297: 2007 Certified Organization)

Vol. 2, Issue 8, August 2013

TABLE III

DEVICE UTILIZATION						
Selected Device : 2s100tq144-6						
Number of Slices:	431 out of 1200	35%				
Number of Slice Flip Flops:	199 out of 2400	8%				
Number of 4 input LUTs:	738 out of 2400	30%				
Number of bonded IOBs:	19 out of 96	19%				
Number of GCLKs:	1 out of 4	25%				

VI. CONCLUSIONS

A CORDIC based gate pulse generation scheme for nine level CMLI is discussed. CORDIC is a versatile algorithm and is used in application such as digital signalprocessing, digitalimageprocessing, communication, robotics and graphics. In this paper CORDIC algorithm is successfully implemented for gating pulse generation for CMLI. The most important feature is that look up table is not used for storing the sine values instead sine values are computed at the required instants of time. The main advantage of this method is that the accuracy of sine values thus computed is high which can give better performance with respect to EMI point of view. This method also gives better device utilization as seen in table III since CORDIC uses only shifters and adders instead of multipliers.

REFERENCES

- [1] L. M. Tolbert, F. Z. Peng, and T. Habetler, "Multilevel Converters for Large Electric drives," IEEE Transactions on Indust Applications, vol. 35, pp. 36–44, Jan./Feb. 1999.
- [2] LAI, J. S.—PENG, F. Z. Multilevel Converters a New Breed of Power Converters, IEEE Trans. Ind. Appl. 32 No. 3,509–517, May/Jun 1996,.
- [3] J.E. Volder, —The cordic trigonometric computing technique, IRE Trans Electronic Computers vol. 8, pp. 330–334, 1959.
- [4] J.S. Walther, —A unified algorithm for elementary functions, in: Proceedings of spring. Joint Computer Conference, pp. 379–385, 1971.
- [5] Andraka, R.,—A survey of CORDIC algorithms for FPGA based computersl, FPGA '98, in ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 191- 200, 1998.