



e-ISSN: 2278-8875
p-ISSN: 2320-3765

International Journal of Advanced Research

in Electrical, Electronics and Instrumentation Engineering

Volume 10, Issue 3, March 2021

ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA

Impact Factor: 7.122

9940 572 462

6381 907 438

ijareeie@gmail.com

www.ijareeie.com



Survey on Linear and Circular Convolution in Different Types of Multiplier and Adder

Indrajeet Yadav¹, Prof. Sher Singh², Prof. Satyarth Tiwari³

M. Tech. Scholar, Department of Electronics and Communication, Bhabha Engineering Research Institute, Bhopal, India¹

Guide, Department of Electronics and Communication, Bhabha Engineering Research Institute, Bhopal, India²

Co-guide, Department of Electronics and Communication, Bhabha Engineering Research Institute, Bhopal, India³

ABSTRACT: - On this Technical era the excessive velocity and low area of VLSI chip are very- very crucial elements. Each day quantity of transistors and different active and passive elements are drastically developing on a VLSI chip. All of the processors of the gadgets adders and multipliers are playing an essential position. An adder is a pleasing element for the designing of fast multiplier. Ultimately here want a fast adder for excessive bit edition. In this paper, they carried out of linear convolution are based on ripple carry adder and array multiplier. Offering common Boolean common sense (CBL) adder presents much less additives, less path delay and better pace compare to different present CBL adder and different adders. Right here, we're evaluating the linear convolution of different-extraordinary word length from different adders. The design and experiment may be executed by way of the useful resource of Xilinx 6.2i Spartan device circle of relatives.

KEYWORDS: - Common Boolean Logic (CBL), Ripple Carry Adder Linear Convolution, Xilinx

I. INTRODUCTION

The processor speed mostly relies upon on adder design strategies. An adder is the device with the aid of which or extra than two bit information can be added. For the excessive velocity processing of the facts transfer place has to be much less of the passive and active detail. Adder has outputs specially sum and convey. To make rapid adder carry may be reduced and changed in one-of-a-kind ways. The propagation puts off or gate delay of a gate is largely the time c programming language between the utility of the entire pulse and the incidence of the resulting output pulse. The propagation delay is a very critical function of logic circuits as it limits the rate at which they can perform. The shorter the propagation postpones, the better the speed of the circuit and vice-versa. Propagation delay has to be minimized as viable as, for high efficient addition. As an instance 4 bit addition generally propagation delay is occurring extraordinarily. When we upload one excessive bit to another high bit deliver is happening because of usually addition operation. This brings propagates to next bit and now bit addition is performed by three bit adder. So carry will propagate to the following bit over and over, this cause propagation puts off will be happening. As we've worried bits are introduced with then carry propagation postpone bits are passed off notations as. Then again propagation delay may be decreased via the resource of appropriate structural designing technique. As an example complete adder can be designed with one XOR gate, 3 AND gates and one OR gate.




Figure 1: A Propagation delay for four bit binary addition

That kind of designing will offer 8.326 ns propagation delay. Then again full adder can be layout via the usage of half adder and one OR gate. This type of designing will offer simplest eight.036 ns propagation delay. Convey propagation



postpone can be reduced by the use of ripple carry adder, fast adder this is also referred to as appearance ahead carry adder, parallel adder, and in particular carry select adder.

Nowadays, time required in multiplication manner continues to be the dominant factor in determining the practice cycle time of a DSP chip [3]. Historically shift and add set of rules is getting used for designing. But, this isn't always suitable for VLSI implementation and additionally from postpone point of view. A number of the important algorithms proposed in literature for VLSI implementable fast multiplication are Booth multiplier, array multiplier and Wallace tree multiplier [4]. Despite the fact that these multiplication techniques had been effective over traditional “shift and add” approach, but their disadvantage of time consumption has no longer been absolutely eliminated. Vedic arithmetic provides a unique solution for this hassle. The Baugh-Wooley multiplication is one of the efficient methods to handle the sign bits. This approach has been developed in order to design regular multipliers, suited for 2's complement numbers [2]. Let two n-bit numbers, multiplier (A) and multiplicand (B), to be multiplied.

II. LITERATURE REVIEW

Yongxiang Cao et al. [1], with the vigorous development of computing power, Convolutional Neural Network (CNN) is developing rapidly, and new CNN structures with more layers and better performance continue to appear. Field Programmable Gate Array (FPGA) has gradually become the best choice for people to deploy and accelerate CNNs as a current research hotspot. This paper has studied the hardware acceleration method of FPGA to implement and simulate the Softmax layer of Alexnet on Vivado 2018.1. Combined with the features of FPGA, the Cordic algorithm is used to implement basic operations such as division and exponential functions, instead of consuming floating-point arithmetic resources. The paper proposes a method to shrink the convergence domain and analyzes the errors generated by the different digits of data after quantization and fixed-point inputs. The relative error of the Softmax layer exponential function is controlled below 0.0146% by reducing the bit width which satisfied the design requirements and saved resources. This method can complete the calculation and classification of the Softmax layer in 66.5 cycles without processing the layer data at fixed points, which greatly improves the calculation speed of the Softmax layer.

Shubhi Shrivastava et al. [2], of late all the organization of world are approaching the high speed processor towards the fast digital communication. In this paper we are going to propose a method to develop fast convolution technique. Convolution is the bottleneck technique for digital signal processing, image processing and other signal analysis. Proposing convolution method is comprised with multiplier and adder. With this concern we need to design a fast multiplier and adder which are also main components of processor design. Calculation of partial product will be handled by Vedic Mathematics named as UrdhvaTriyagbhayam sutra. In this paper we are using Kogge Stone device for fast speed multiplication and addition. Simulation and synthesis will be done on 14.2i Spartan 3 series of Xilinx.

Vinay et al. [3], Adders and Multipliers play a vital role in the functioning of various systems used in communication and signal processing. Baugh Wooley and Braun multipliers employ parallel architecture and hence they are the most frequently used multipliers for signed and unsigned operations. In any system design, the three main constraints which determine the performance of the system are speed, area and power requirement. This work involves design and implementation of modified Baugh-Wooley and Braun multipliers for signed and unsigned number multiplication respectively and analysis with respect to speed and power consumption of the designed multipliers. The adder is designed using three different logics, namely, Basic CMOS, Domino and Split Path Data Driven Dynamic Logic (SPD3L). The designed adder is then used to construct the multipliers. An improvement in power and reduction in delay is observed for both the designed multipliers.

AlaaEddin Loulou et al. [4], multi-rate fast convolution (FC) has recently been introduced as an effective tool for communication waveform processing, especially for advanced multicarrier systems targeting at well-contained spectrum. These include filter bank based multicarrier waveforms and filtered OFDM schemes which are receiving increasing attention in the 5G radio access development. Recalling that the key idea of FC is effective implementation of high-order linear filtering through frequency-domain processing, this paper investigates possibilities to reduce the complexity of FC based waveforms. Special focus is on scenarios where a relatively small part of the bandwidth is in active use, which could be the case, e.g., in low-rate machine-type communication devices. A new variant of fast-convolution filter bank (FC-FB) is developed which uses circular convolution decomposition. The narrowband variant of decomposed structure, called D-FC-FB, achieves significantly reduced complexity, which is proportional to the active bandwidth, while maintaining filtering performance equivalent to FC-FB. Therefore, this variant is considered as a low-complexity solution for low-rate devices. D-FC-FB can be used in any multicarrier scheme that utilizes filtering at subcarrier or resource block level. This paper develops closed-form complexity expressions for the case of filter bank



multi-carrier with offset-QAM subcarrier modulation (FBMC/OQAM) demonstrating significant complexity reduction in a case study.

Surabhi Jain et al. [11], in digital signal Processing, the convolution and deconvolution with a totally long collection is ubiquitous in lots of application areas. The basic blocks in convolution and deconvolution implementation are multiplier and divider. They devour an awful lot of time. This paper offers a right away method of computing the discrete linear convolution, circular convolution and deconvolution. The approach is simple to study due to the similarities to computing the multiplication of two numbers. The maximum enormous factor of the proposed technique is the development of a multiplier and divider architecture based on historic Indian Vedic arithmetic sutras Urdhvatriyagbhyam and Nikhilam algorithm. The outcomes show that the implementation of linear convolution and circular convolution the usage of vedic mathematics is efficient in terms of region and pace as compared to their implementation the use of traditional multiplier & divider architectures. The coding is executed in VHDL. Simulation and Synthesis are carried out the use of Xilinx ISE layout suit 14.2.

Itawadiya et al. [16], convolution and Deconvolution has many applications in digital signal processing. Multipliers and dividers are primary blocks in convolution and deconvolution implementation. They consume much of the time. With advances in technology, many researchers have tried and are trying to layout multipliers and dividers which provide both of the following- high pace, low power consumption, regularity of layout and as a result much less region or maybe mixture of them in multiplier and divider. In this paper, the direct method is used to locate convolution and deconvolution. Discrete linear convolution of finite period sequences the usage of Urdhva Triyagbhyam set of rules is provided here. Same set of rules is likewise used for deconvolution to enhance velocity. This design method successfully and accurately hastens computation without compromising with region.

Nazrin et al., [17], Multiplication is an vital essential feature in mathematics operations. Multiplication-based totally operations together with Multiply and gather(MAC) and inner product are among a number of the regularly used computation extensive arithmetic functions(CIAF) presently applied in many digital sign Processing (DSP) programs such as convolution, fast Fourier rework(FFT), filtering and in microprocessors in its arithmetic and common sense unit . Considering multiplication dominates the execution time of maximum DSP algorithms, so there is a want of high velocity multiplier. Presently, multiplication time remains the dominant component in figuring out the instruction cycle time of a DSP chip.

M. B. Damle et al. [18], digital signal Processing (DSP) operations are very important part of engineering as well as medical area. Designing of DSP operations have many strategies. For the designing of DSP operations, multiplication is play crucial function to carry out sign processing operations which includes Convolution and Correlation. The new methods of this implementation are mentally and clean to calculate of DSP operations for small duration of sequences. On this paper a fast approach for DSP operations based totally on historic Vedic mathematics is contemplated.

III. DIFFERENT TYPES OF ADDER

Ripple carry is a combinational circuit for adding greater than two bit records. It's also known as parallel adder. Ripple carry adder can be designed with the aid of the use of complete adder in cascading shape. Convey output of first full adder is hooked up with enter of the subsequent full adder, so bring is rippled from one adder to some other adder. This is by way of it is referred to as ripple-bring adder. Let us take example, for designing n bit RCA inputs are $(A_n \dots A_2, A_2, A_1, A_0)$ and $(B_n \dots B_3, B_2, B_1, B_0)$ then carry bits $(C_n \dots C_2, C_2, C_1)$ and summation bits are $(C_{out} \dots S_2, S_2, S_1, S_0)$.




Figure 2: An n-bit Ripple Carry Adder bit binary addition



In this figure all the full adders are connected in cascading form. Carry enter is a further carry which has fixed price. First complete adder gives the carry output and summation output. Carry output of the primary complete adder is hooked up with 2nd cascading complete adder so that you can be taken into consideration as an carry bit.

• **KOGGE STONE ADDER**

Kogge Stone Adder changed into proposed by using Peter M. Kogge and Harold S. Stone. Kogge Stone Adder is a complicated generation of look a- head carry adder. That is also known as parallel prefix adder. It has more area than to Brent Kung Adder however less Fan-out. This adder affords the deliver sign time and turn out to be quickest adder for commercial level.

First block of KSA is Pre- Processing a good way to generate and propagate the carry. Processing of carry may be carried out over the carry processing place and all the carry sign go through the carry processing block. Inside the pre preprocessing level we find the, generate and propagate alerts from every inputs.

$$P_n = A_n \oplus B_n \quad (1)$$

$$G_n = A_n \cdot B_n \quad (2)$$




Figure 3: A Block Structure of Kogge Stone Adder bit binary addition

Carry processing stage provides the carries corresponding to each bit. Execution of these bit operation is carried out from parallel. After finding the carries in parallel they are segmented in to smaller pieces.

$$CP_{n-1} = P_{n-1} \oplus P_n \quad (3)$$

$$CG_{n-1} = (P_n \oplus G_{n-1}) + G_n \quad (4)$$

Bottom block is summation block which provides the summation bits. That blocks are comprised with XOR gate. If one input isn't the same as any other then output will be excessive. And if inputs are identical then outputs can be low. Kogge Stone presents the less region than to other parallel adder like carry choose adder, carry keep adder and appearance in advance adder.




Figure 4: A Functional Diagram of Kogge Stone Adder Stone Adder bit binary addition

Above diagram is a functional diagram of Kogge Stone adder for 4 bit addition. Here elliptically symbol defined as a carry processing stage. The output of the preprocessing stage is fed to next carry stage and post processing as well.

• **MODIFIED COMMON BOOLEAN LOGIC ADDER**

Area and power efficient excessive speed facts logic path are the most enormous regions of studies. With the help of simple change in gate level we will obtain the development inside the effects. Velocity of the adder depends on the time required to propagate the bring thru the adder. those adder works in series layout, this is the sum of the primary position bit is calculated while the preceding bits are summed and the convey is propagated to that subsequent level.

Carry select adder (CSLA) is one of the superior adders used in information processing processors to perform fast arithmetic function. It specializes in the hassle of bring propagation put off through producing the deliver independently at each degree and the pick out the efficient one with the assist of multiplexer to perform the sum. The traditional CLSA is RCA (Ripple carry adder) which generate the partial sum and carry by way of the use of the enter deliver circumstance $C_{in}=0$ and $C_{in}=1$, select one out of each pair to shape final sum and final convey output.

RCA isn't location efficient as huge wide variety of gates circuitry is used to form the partial merchandise after which the final sum and convey is selected.

Another shape of CLSA adder makes use of binary to excess-1 convertor changing ripple deliver adder with $C_{in}=1$. This adder is known as CLSA at the side of BEC. The range of gates used has been reduced while we must layout big bit adder. This adders is more conventional as examine to RCA while cope with silicon vicinity used however that is having marginally higher put off time.

The proposed not unusual Boolean logic (CBL) adder is place-power-put off efficient. It paintings on the good judgment to get rid of the redundant adders and use commonplace Boolean common sense as examine to standard deliver pick adder.

The CBL block is constructed from two components sum technology block and carry era block. In sum generation block the output sum is completed using the multiplex. This multiplex is used to choose the output cost depeding at the value of C_{in} (previous bit).

If $C_{in}=0$, then output is xor of the two enter bits. If $C_{in}=1$, then output get inverted. In deliver generation block, multiplexer is used to pick out the delivery of next degree relying upon the previous carry enter. If $C_{in}=0$, cout is OR of two input and if $C_{in}=1$ the output deliver is AND of the input bit.




Figure 5: Block Diagram of CBL

$$Sum = A \text{ XOR } B$$

$$Carry = A \text{ OR } B$$

else

$$Sum = NOT (A \text{ XOR } B)$$

$$Carry = A \text{ AND } B$$

This same process is used for the n number of bits and thus we get the final sum and carry as output.

IV. LINEAR CONVOLUTION

Complex logical designing can be reduced by the array mathematics calculation which is consisting with 16 sutras. Number of fan in, fan out pin and input output buffers can be minimized by using these array mathematics sutras. For the high speed convolution, multiplier and adder must be high efficient and low area as possible as. For instance (A3, A2, A1, A0) and (B3, B2, B1, B0) are the finite length sequence.

For the appropriate output we can use the 4 bit array multiplier, 8 and 9 bit ripple carry adder. Multiplication of convolution input sequence is different from ordinary binary multiplication.




Figure 6: Linear Convolution based on array multiplier and RCA adder



V. METHOD OF DESIGN

1. Design linear convolution using signed and unsigned multiplier.
2. Design linear convolution using different types of adder and compared.
3. Design linear convolution using different types of input and compared existing algorithm.
4. Hand calculation of delay and area in linear convolution in different inputs.
5. All the modules design to different device family i.e. Spartan-3, Virtex-4 and Virtex-7.

VI. SIMULATION ANALYSIS

Simulation of these experiments can be done by using Xilinx 14.2I VHDL tool. In this paper we are focusing on propagation delay. Propagation delay must be less for better performance of digital circuit. Xilinx is an analysis and simulation tools which has many application in research filed. In this tool simulation is divided in to three categories, model, behavioral and structural. Xilinx 14.2i is an updated version which has many merits than other version.

VII. CONCLUSION


Conclusion of this paper is that, designed a low power and less area or minimum propagation delays CBL Adder. According above table (see Table 1) ripple carry adder and other parallel adder has more number of slices than to CBL. Proposing high efficient CBL adder can be used for baugh multiplication to design high speed linear convolution. Apart from that it can be used in high speed convolution methods all the experiment has done in Spartan, Xilinx 14.2I VHDL package.

REFERENCES

- [1] Yongxiang Cao, Wan'ang Xiao, Jingdun Jia, Dehua Wu and Weixin Zhou, "Cordic-based Softmax Acceleration Method of Convolution Neural Network on FPGA", International Conference on Artificial Intelligence and Information Systems (ICAIS), IEEE 2020.
- [2] Shubhi Shrivastava and Paresh Rawat, "High Speed and Delay Efficient Convolution by using Kogge Stone Device", International Conference on Computer Communication and Informatics (ICCCI), IEEE 2017.
- [3] I. Vinay B. Biradar, P. G. Vishwas, C. S. Chetan and B. S. Premananda, "Design and performance analysis of modified unsigned braun and signed Baugh-Wooley multiplier", International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques (ICEECCOT), IEEE 2017.
- [4] AlaaEddin Loulou, Juha Yli-Kaakinen and Markku Renfors, "Efficient fast-convolution based implementation of 5G waveform processing using circular convolution decomposition", IEEE International Conference on Communications (ICC), IEEE 2017.
- [5] B. Shweta S. Tejal S. Kiran and G. Kamde Archana "Implementation of Modified Baugh Wooley Signed Multiplier" International Journal of Innovative Research in Computer and Communication Engineering (IJIRCCCE) vol. 5 no. 2 pp. 2317-2321 Feb. 2017.
- [6] Aiman Badawi, Ali Alqarni, Abdullah Aljuffri and Mohammed S. BenSaleh, "FPGA realization and performance evaluation of fixed-width modified Baugh-Wooley multiplier", Third International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAECE), IEEE 2015.
- [7] K. Shao J. Alhava J. Yli-Kaakinen and M. Renfors "Fast-convolution implementation of filter bank multicarrier waveform processing" Proc. IEEE Int. Symp. on Circuits and Systems (IS CAS pp. 978-981 May 2015.
- [8] M. Renfors J. Yli-Kaakinen T. Levanen M. Valkama T. Ihalainen and J. Vihriala "Efficient fast-convolution implementation of filtered CP-OFDM waveform processing for 5G" Proc. IEEE Globecom Workshops (GC Wkshps) pp. 1-7 Dec 2015.
- [9] Pramod S. Aswale Mukesh P. Mahajan Manjul V. Nikumbh and Omkar S. Vaidya "Implementation of Baugh-Wooley Multiplier and Modified Baugh Wooley Multiplier using Cadence (Encounter) RTL" International Journal of Science Engineering and Technology Research (IJSETR) vol. 4 no. 2 pp. 293-298 Feb. 2015.
- [10] C.S. Chetan Vinay B. Biradar P.G. Vishwas and B.S. Premananda "Performance Enhancement of 32-bit Carry Select Adder by Employing RTL Optimization Techniques" International Research Journal of Engineering and Technology IRJET vol. 2 no. 3 pp. 2273-2277 June 2015.
- [11] Surabhi Jain and Sandeep Saini, "High Speed Convolution and Deconvolution algorithm (Based on Ancient Indian Vedic Mathematics)", 11th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), IEEE 2014.



- [12] M. Renfors J. Yli-Kaakinen and F. J. Harris "Analysis and design of efficient and flexible fast-convolution based multirate filter banks" IEEE Transactions on Signal Processing vol. 62 no. 15 pp. 3768-3783 Aug 2014.
- [13] B.S. Premananda Samarth S. Pai B. Shashank and Shashank S. Bhat "Design of Area and Power Efficient Complex Number Multiplier" Proceedings of Fifth IEEE International Conference on Computing Communication and Networking Technologies (ICCCNT) pp. 1-5 July 2014.
- [14] Vivek V. Babu and S. Mary Vijaya Lense "Delay Optimized 16-Bit Twin Precision Baugh Wooley Multiplier" International Journal of Emerging Technology and Advanced Engineering (IJETA) vol. 4 no. 3 pp. 90-95 March 2014.
- [15] A. Jipsa and P. Jyotirmoy "Design and Implementation of High Speed Baugh Wooley and modified Booth Multiplier using Cadence RTL" International Journal of Research in Engineering and Technology (IJRET) vol. 3 no. 8 pp. 56-63 August 2014.
- [16] Itawadiya and Akhalesh K., "Design a DSP operations using Vedic mathematics." Communications and Signal Processing (ICCSP), International Conference on, IEEE, 2013.
- [17] Nazrin K. Fathima V. Dhiyva and M. Darani Kumar "Hybrid Low Power Design for Adders using SPD3L" International Journal of Advanced Information Science and Technology (IJAIST) vol. 12 pp. 1-6 April 2013.
- [18] M. B. Damle and S. S. Limaye "Low-power Full Adder array-based Multiplier with Domino Logic" IOSR Journal of Electronics and Communication Engineering (IOSRJECE) vol. 1 no. 1 pp. 18-22 June 2012.
- [19] L. Sriraman, T.N. Prabakar, "Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics," 1st Int. Conf. on Recent Advances in Information Technology, Dhanbad, India, 2012, IEEE Proc., pp. 782-787.
- [20] Lomte, Rashmi K., and P. C. Bhaskar, "High Speed Convolution and Deconvolution Using Urdhva Triyagbhyam." VLSI (ISVLSI), 2011 IEEE Computer Society Annual Symposium on, IEEE, 2011.



INNO  **SPACE**
SJIF Scientific Journal Impact Factor

Impact Factor:
7.122

ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA



International Journal of Advanced Research

in Electrical, Electronics and Instrumentation Engineering

 **9940 572 462**  **6381 907 438**  **ijareeie@gmail.com**



www.ijareeie.com

Scan to save the contact details