



ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017

Performance Analysis of Multilevel Inverter Using LFPWM Technique

N.Rajavinu¹, N.Jayasri², M.Jenovin Sheeba³, S.Kavitha⁴

Assistant Professor, Dept. of EEE, S.A. Engineering College, Chennai, Tamilnadu, India¹

UG Students [EEE], Dept. of EEE, S.A. Engineering College, Chennai, Tamilnadu, India^{2,3,4}

ABSTRACT: Cascaded multilevel inverters (CMLI) have gained an edge over the other conventional topologies due to their modularity and ease of extendibility. The size, cost and control complexity of the CMLI can be greatly reduced by bringing count multilevel inverter topology is proposed and it is analysed with four different low frequency pulse width modulation LFPWM techniques. The performance of the proposed system, is compared with other cascaded CMLI topologies in terms of the total harmonic distortion, number of switches, levels and dc sources. The simulated results and the comparative analysis are presented down the number of switches employed in inverter topology. In this paper, one such reduced device is proposed.

KEYWORDS: Multilevel inverters, reduced device count, total harmonic distortion, LFPWM, half height

I. INTRODUCTION

Multilevel inverters (CMLI) have recently gained increasing attention because of the significant advantages like low voltage stress across the switches, reduced harmonic distortion, modularity and ease of expandability [1]-[6]. The stepped voltage waveform generated by the CMLI can get closer to sinusoidal waveform if the number of voltage steps is increased. This results in lesser harmonic distortion and filtering requirements. However the major drawback is that more number of switches is to be included in the topology to increase the number of voltage steps. Increasing the device count will result in lesser efficiency and reliability.

The basic unit of the conventional cascaded CMLI is the H bridge unit which has one dc source and four unidirectional switches. It can generate three unique voltage levels (0, +V_{dc} and -V_{dc}) at the output. The H bridges (basic units) can be connected in series to increase the number of voltage levels. The cascaded CMLI structure is further classified in two types as symmetric and asymmetric based on the magnitude of the dc voltage sources incorporated. In symmetric topology all the dc sources will have the same magnitude (V_{dc}).

The magnitudes are chosen to be in a geometric progression of two (binary) or three (ternary) in asymmetric arrangement. The symmetric structure with 'm' cascaded basic units can generate 2n+1 voltage levels. The asymmetric structure on the other hand can generate 2(m+1)-1 and 3n levels for binary and ternary progression respectively [1]. The number of voltage levels is more in case of ternary than that of the binary for the same number of switches. The higher the number of voltage steps the lower will be the harmonic distortion. More number of basic units is to be cascaded to increase the number of voltage steps which in turn increases the step to switch ratio. Increased device count reduces efficiency and reliability. This significant drawback of the conventional cascaded CMLI has opened up the research on the development of topologies utilizing reduced device count. Many such RDCCMLI topologies have been reported in literature [7]-[12]. In this paper, one such recently proposed topology is considered and this topology is modified so as to increase the number of voltage steps. The modified topology is analyzed with various low frequency LFPWM techniques. The metrics of the proposed topology are compared with that of the reference topology in terms of the device count, dc sources .

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017

II. THE RDCMLI

The topology proposed by Mahrous&Essam is a reduced device count topology that makes use of a basic unit and has two unidirectional switches and one dc voltage source as highlighted in Fig 1. When switch S_1 is turned on the voltage across basic unit is V_1 and when the switch S_2 is turned on voltage across basic unit is zero. More number of voltage levels can be generated in the output by cascading basic units. The cascaded structure is connected to H-bridge to generate voltage levels of bothpolarity. The output voltage is positive when the switches H_1 and H_2 are turned on. The polarity is negative if switches H_3 and H_4 are turned on. The generalized structure with the ‘m’cascaded basic units is presented in Figure 1.




Figure 1: Topology in [13] with n=3

This topology can generate $2m+1$ levels in symmetric configuration where the magnitudes of all the dc sources are chosen to be same. In asymmetric configuration V_1 is chosen to be the V_{dc} , V_m is chosen to be the $2 V_{dc}$ and all the remaining dc sources are chosen to be $3V_{dc}$ ($V_3=V_4=...=V_{n-1}=3V_{dc}$). This arrangement can generate $6(m-1)+1$ voltage levels for $m>1$. The metrics of this topology are summarized in the Table 1.

Table 1
Metrics of the topology in [13]

	<i>Symmetric</i>	<i>Asymmetric</i>
<i>Number of cascaded units</i>	M	M
<i>Number of switches</i>	$2m+5$	$2m+5$
<i>Number of levels</i>	$2m+1$	$6(m-1)+1$
<i>Number of dc sources</i>	M	M
<i>Level /switch ratio</i>	$[2m+1]/[2m+5]$	$[6(m-1)+1]/[2m+5]$
<i>Variety of dc sources</i>	1	3

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017




Figure 2: Comparison between the symmetric and asymmetric configuration

It can be inferred that asymmetric configuration results in more number of levels than that of the symmetric counterpart. The level to switch ratio is also plotted and it is found that ratio increases with the number of cascaded units m . Further, the ratio is higher for a asymmetric configuration.

III. THE PROPOSED MODIFICATION

The topology presented in the previous section is modified to increase the level to switch ratio. The proposed topology has three functional units namely, the sub unit, the Supplementary unit and the sign generator as shown in Figure 3.




Figure 3: The Standby unit and sign generator

The sub unit comprises of cascaded basic units m and the structure of the basic unit of the proposed topology is similar to the one presented in section 2. Standby unit is included in structure to increase switch ratio. The Standby circuit consists of two unidirectional switches and one dc voltage source. One of the switches is connected in series with dc source while second switch is connected across the source-switch assembly. The sub unit together with the Standby unit generates the voltage levels and it is called level maker unit. Further, the level maker generates only the positive voltage levels. The negative voltage levels are generated by the full inverter (H-bridge) circuit and hence it is called the sign generator unit. The status of the switches in these units and the corresponding output they generate are

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017

presented in Table 2. The voltage of the level maker unit (V_{lm}) is equal to the sum of the voltage across the sub unit (V_{sub}) and Standby unit (V_{sup}).

Table 2
Status of switches and the output

	Switches in 'on' state	V_{out}
Standby unit	S_a	V_{sub}
	S_b	$V_{sub} + V_{sup}$
Sign generator	$H_1 \& H_3$	0
	$H_1 \& H_2$	$+ V_{lm}$
	$H_3 \& H_4$	$- V_{lm}$
	$H_2 \& H_3$	0

The three functional units are combined to generate stepped voltage waveform at the output and the generalized structure of the proposed topology.

The output voltage (V_{out}) of the proposed topology is equal to the sum of voltages across the sub unit (V_{sub}) and the Standby unit (V_{sup}) and it is given by

$$V_{out} = V_{sup} + V_{sub} \quad (1)$$

The sign of the generated voltage is dictated by the switches in the sign generator. The number of sources employed and the switches involved in the proposed structure with 'm' cascaded basic units are given by

$$\text{Number of sources } (M_{sor}) = \text{Number of basic units} = m \quad (2)$$

$$\text{Number of switches } (M_s) = 2m + 7 \quad (3)$$





Figure.7.PWM with nearer pulse to sine wave

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017



The voltage waveform has 9 distinct levels as $\pm 20V$, $\pm 40V$, $\pm 60V$, and $0V$. The total harmonic distortion is found to be 9.48%. The harmonic distortion can further be reduced by cascading more basic units and employing suitable filter circuit. The required dc supply may be obtained from batteries, fuel cells or solar PV panels.

4.2. Comparison of proposed topology with the reference topology

The proposed topology is compared with the reference topology in terms of sources, switches and voltage levels. The proposed topology makes use of a Standby unit which has a dc source. Hence, the source requirement is more in case of the proposed topology.




Figure 8: Comparison of proposed topology with the reference topology

For a structure with 'm' basic units, the proposed topology employs 'mm+1' sources whereas, the reference topology uses only 'm' sources. The proposed inverter structure employs two additional switches and hence the ratio of switches to basic unit is slightly higher. The additional switches are due to inclusion of Standby unit which consists of two unidirectional switches. The proposed structure is capable of generating more number of levels than that of the reference topology in both the symmetrical and asymmetrical arrangement. As a result, the level to switch ratio is



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 3, March 2017

higher for proposed topology. Though the inclusion of Standby unit increases the number of sources and switches by one and two, the level to switch ratio of the proposed topology is significantly higher than the reference topology. It is preferred to employ scheme 3 to determine the dc source magnitudes if the cascaded units are lesser than ten and scheme 2 if the cascaded units are greater than ten.

In this scheme, each node with message searches for possible path nodes to copy its message. Hence, possible path nodes of a node are considered. Using NSS, each node having message selects its path nodes to provide a sufficient level of end-to-end latency while examining its transmission effort. Here, it derives the CSS measure to permit CR-Networks nodes to decide which licensed channels should be used. The aim of CSS is to maximize spectrum utilization with minimum interference to primary system. Assume that there are M licensed channels with different bandwidth values and y denotes the bandwidth of channel c . Each CR-Networks node is also assumed to periodically sense a set of M licensed channels. M_i denotes the set including Ids of licensed channels that are periodically sensed by node i . Suppose that channel c is periodically sensed by node i in each slot and channel c is idle during the time interval x called channel idle duration. Here, it use the product of channel bandwidth y and the channel idle duration x , $tc = xy$, as a metric to examine the channel idleness. Furthermore, failures in the sensing of primary users are assumed to cause the collisions among the transmissions of primary users and CR-Networks nodes.

IV. CONCLUSION

This paper has proposed a new reduced device count cascaded CMLI topology by including a Standby unit to reference topology. The structure of three fundamental units and their working are explained. The generalized structure of this proposed topology and three different schemes by which the magnitudes of dc sources can be determined are also presented. A 11 level inverter is developed and simulated to validate the proposed structure and schemes. The performance of the 11 level inverter is also compared for different low frequency LFPWM schemes and the results showed that HH LFPWM results in lesser distortion. Further, the proposed structure is compared with the reference structure in terms of sources, switches and number of voltage levels and it is found that level to switch ratio is higher for the proposed topology than that of reference topology.

REFERENCES

- [1] Sara Laali, EbrahimBabaei, and Mohammad BagherBannaeSharifian, "A New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches," Journal of Power Electronics, Vol. 14, No. 4, pp. 671-677, 2014.
- [2] Zahra Bayat, EbrahimBabaei, "A New Cascaded Multilevel Inverter with Reduced Number of Switches" the 3rd international Power Electronics, Drive Systems and Technologies Conference, 2012.
- [3] EbrahimBabaei, Mohammad FarhadiKangarlu, FarshidNajatyMazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices", Electric Power Systems Research, 86 pp.122– 130, 2012.
- [4] Mohammad Nilkar and EbrahimBabaei, "A New Single-Phase Cascade Multilevel Inverter Topology Using Four-Level Cells ", Proc. of 20th Iranian Conference on Electrical Engineering, 2012.
- [5] EbrahimBabaei, Sara Laali and Zahra Bayat, "A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches." IEEE Transactions on Industrial Electronics, 62.2(2015)
- [6] SepidehBahavar, EbrahimBabaei, Seyed Hossein Hosseini, "New Cascaded Multilevel Inverter Topology With Reduced Variety of Magnitudes of dc Voltage Sources", 5th India IEEE International Conference on Power Electronics, 2012; 1-6.
- [7] Ahmed Mahrous and EssamHendawi, "A New Single-Phase Asymmetrical Cascaded Multilevel DC-Link Inverter", Journal of Power Electronics, Vol. 16, No. 4, pp. 1504-1512, July 2016
- [8] www.mathworks.com.