

(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

Adiabatic Array Logic Design of 4x1 MUX and 8x1 MUX without Redundancy

Shivangini¹, Yamini Verma¹, Ashwani Kumar²

PG Student [VLSI Design], Dept. of ECE, IGDTUW, Kashmere Gate, New Delhi, India¹

Professor, Dept. of ECE, IGDTUW, Kashmere Gate, New Delhi, India²

ABSTRACT: Adiabatic array logic allows designing low power digital circuits with more power saving despite having an equal number of transistors with the conventional CMOS logic style and 2PASCL In this paper, 4x1 MUX and 8x1 MUX is designed using Adiabatic Array Logic and by removing redundant transmission gates from Adiabatic Array Logic. The proposed designed shows the reduced power dissipation and also transistor count in comparison with basic Adiabatic Array Logic design. The comparison of power dissipation is also carried out with sinusoidal power supply over a frequency range of 100MHz-600MHz. The simulations are carried out in Cadence Virtuoso at 180nm technology, 1.8V CMOS standard process technology.

KEYWORDS: Adiabatic logic; Adiabatic Array Logic; charge recovery; power consumption; redundancy; power saving

I.INTRODUCTION

The increasing demand of mobile devices and the need to limit power consumption in VLSI chips led to rapid and innovative developments in low power circuit design during recent years [6]. The main motive behind these developments is mobile devices requiring low power consumption and high throughput. In low power design techniques, adiabatic logic circuits break the lower limit of the energy dissipation in static CMOS which equals to C

 $V_{DD}^2/2$ by using AC power supply instead of the DC power supply. There are several adiabatic logics [4][7][8] have been developed in several years. Adiabatic Array Logic [1][2][3] is new adiabatic technique which is recently proposed. It employs an AND plane of transmission gates to realize ANDed terms and a wired OR-plane to OR them. Before the actual work is discussed, a brief theory of adiabatic and CMOS logic along with Adiabatic Array Logic is shown.

Consider a CMOS inverter with DC supply voltage V_{DD} . The energy dissipation during charging/discharging cycle of load capacitance is given by

$$E_{CMOS} = \frac{1}{2} \alpha C_L V_{DD}^2 \tag{1}$$

where α is the switching probability.

In adiabatic inverter circuit, the energy dissipation during charging/discharging is given by:

$$E_{adia_diss} = 2 \frac{RC}{T} C V_{DD}^{2}$$
⁽²⁾

The above equation shows that this energy loss is inversely proportional to the charging time, T. This implies that slower the capacitor is charged, lesser energy will be dissipated. Also energy dissipation governed by the resistance R which is not in case of the CMOS logic.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

As adiabatic logic aims to minimize the energy dissipation, we have to:

$$E_{AL} < E_{CMOS}$$

$$2\frac{RC}{T}CV_{DD}^{2} < \alpha \frac{1}{2}CV_{DD}^{2}$$
Or
Or
$$T > 4\frac{RC}{\alpha}$$
(3)

This condition is required for adiabatic logic to better than the static CMOS logic. The physical significance of equation (3) is that the charging time T of the capacitor should be high i.e., the charging process should be slow. This is achieved by using a AC supply such as ramp or sinusoidal voltage instead of the DC voltage.



Ramp voltage used in adiabatic logic is called the power clock. It has four intervals: evaluate (E), hold (H), recover (R) and wait (W), as shown in Fig.3.



Fig.3. Phase in an Adiabatic Power Supply

The adiabatic array logic is driven by a sinusoidal power supply, the power clock. The logic is shown below:



Fig.4. Adiabatic Array Logic



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

It consists of an array of transmission gates to form AND plane and wired OR plane. This circuit can be analyzed by transmission gate in the ON state represented with a linear model made up of a resistance R and a capacitance C [5] at the output node as shown in Fig.4.

$$R = \frac{1}{V_{DD}} \left[\frac{\frac{1}{\mu_{n}C_{ox}} \frac{W_{n}}{L_{n}} \ln(\frac{V_{DD} - V_{m}}{V_{DD} - V_{m} - |V_{lp}|}) + \frac{1}{\mu_{p}C_{ox}} \frac{W_{p}}{L_{p}} \ln(\frac{V_{DD} - |V_{lp}|}{V_{DD} - V_{m} - |V_{lp}|}) + \frac{1}{\mu_{p}C_{ox}} \frac{W_{p}}{L_{p}} - \mu_{n}C_{ox} \frac{W_{n}}{L_{n}} \ln(\frac{\mu_{p}}{L_{p}}) + \frac{1}{\mu_{n}} \frac{W_{p}}{L_{p}} - \frac{1}{\mu_{n}C_{ox}} \frac{W_{n}}{L_{n}} \ln(\frac{W_{n}}{\mu_{n}} \frac{W_{p}}{L_{n}}) + \frac{1}{\mu_{n}} \frac{W_{p}}{L_{p}} + \frac{1}{\mu_{n}C_{ox}} \frac{W_{p}}{L_{p}} - \frac{W_{n}C_{ox}}{W_{n}} \frac{W_{n}}{L_{n}} + \frac{W_{n}}{W_{n}} \frac{W_{n}}{L_{n}} + \frac{W_{n}}{W_{n}} \frac{W_{n}}{W_{n}} + \frac{W_{n}}{W_{n}} + \frac{W_{n}}{W_$$

-

Assuming the triode region for both PMOS and NMOS transistors, the capacitance C is given by:

$$C_{ON} = W(\frac{1}{2}L + \Delta L)C_{ox} + C_{jB}$$
⁽⁵⁾

where, ΔL is the overlap and capacitance C_{iB} is due to the junction between the diffusion and the bulk.

II.PROPOSED WORK

The Adiabatic Array Logic designs have some repeated transmission gates which consumes area as well as power. Therefore it is necessary to make the adiabatic array logic redundant. Here, we have taken two circuits 4x1 MUX and 8x1 MUX to compare basic Adiabatic Array Logic and Redundant Adiabatic Array Logic.

A multiplexer [10][15] (or MUX) is a device that selects one of several input signals and forwards the selected input into a single line. A multiplexer of 2^n inputs has *n* select lines, which are used to select which input line to send to the output.

4x1 Multiplexer has 4 inputs, 2 select lines and 1 output line. The select lines select one of the data and give it to the output. The expression for the 4x1 MUX is shown below:

$$Y = \overline{S1S0I0} + \overline{S1S0I1} + S1\overline{S0I2} + S1S0I3$$
(6)

8x1 Multiplexer has 8 inputs, 3 select lines and 1 output line. The select lines select one of the data and give it to the output. The expression for the 8x1 MUX is shown below:

$$Y = \overline{S3S1S0I0} + \overline{S3S1S0I1} + \overline{S3S1S0I2} + \overline{S3S1S0I3} +$$
(7)

$S3\overline{S1S0I4} + S3\overline{S1S0I1} + S3S1\overline{S0I2} + S3S1S0I3$

Their proposed circuits are shown in figures which are designed using Cadence Virtuoso at 180nm, 1.8V CMOS standard process technology with W/L=0.6 μ m/0.18 μ m for both PMOS and NMOS, $V_{clk} = 1.8V$ (peak-to-peak), and



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

load capacitance 0.01pF. Simulating these circuits provided the output waveforms, below their respective circuits. Four terminal MOS transistors have been used whose substrate is connected to V_{DD} and ground for PMOS and NMOS respectively.



Fig.5(a).4x1 MUX using Adiabatic Array Logic



Fig.5(b).Output Waveform Of 4x1 MUX Adiabatic Array Logic

Copyright to IJAREEIE



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijareeie.com</u> Vol. 6, Issue 6, June 2017



Fig.6(a). Proposed 4x1 MUX Adiabatic Array Logic without redundancy



Fig.6(b).Output Waveform Of 4x1 MUX Adiabatic Array Logic without redundancy



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017



Fig.7(a).8x1 MUX using Adiabatic Array Logic



Fig.7(b). Output Waveform of 8x1 MUX using Adiabatic Array Logic



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017



Fig.8(a). Proposed 8x1 MUX Adiabatic Array Logic without redundancy

Name	Yiz	-13											
II / 10	۹	ε ^{1.9}		NUU	UUUU	nnn	Inn	NUUU	MMM	WIM	1.TLA.M	UUUU	UU
— 70	æ	Ξ ^{1.9}] [[]	<u>n</u> r	LLL	UU	UTU	ULL	LIU	UU	UU	UTU	L/
🔲 / IR	ø	$\tilde{\Xi}^{1.9}$		3.1/1		ITL	ПШ	1 III 1		T)	turt	tir tu	T.
<mark>==</mark> / 13	æ	ε ^{1.9}		TL	<u>111</u>	JTL		J	<u>1111</u>		<u>m</u>	Í L	1
/14	Ð	ε ^{1.9}		ITT.		UIT	<u>ni i</u>	TT	10771.		111/	TT III	1
— /15	æ	$\tilde{\Xi}^{1.9}$		1			L)TT	1	TT L		1	TTL.	t ſ
— /16	٩	ε ^{1.9}				JITT.		n n		TTL		<u> </u>	1
— /17	æ	$\tilde{\Xi}^{1.9}$				1	111	111	TTL		TIL	t IT	anner .
/SR	¢	$\tilde{\Xi}^{1.9}$		111	1111	1111		1111	TTTT	TTT	TIT	TTTT	Triffe
Γ / Υπιιί	۹	$\tilde{\Xi}^{1.0}$		ANN	holder the	htte	NAAhoos	ANN	WWW.		h	Hh-W	HI1 Frank
51	æ	$\tilde{\Xi}^{1.9}$		111	1111	TIT	TITT			<u>1111</u>	1	TTT	TT
/ 50	æ	$\tilde{\Xi}^{1.9}$		111	1111	TIT		1111	<u>tit</u> ľ		<u>titi</u>	1111	TT
📕 / n= 17	æ	$\tilde{\Xi}^{1.1}$		MMM	MMM	MMMM	MMM	WWW		WWW	WWW	tintit	前的
		19423	ատար	ահասհասհա	վափակափ	ախոհափախ	վափակափո	ոհովափահո	վափախոփո	սհուհակակա	սհափակափո	սատատատո	վափա
			0.0	40.0	80.0	120.0	160.0	200.0	240.0	280.0	320.0	360.0	40

Fig.8(b).8x1 MUX using Adiabatic Array Logic without redundancy



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

III. RESULTS AND DISCUSSION

The total power dissipation of any circuit can be defined as the sum of the products of the voltage and current of all power sources present within the circuit. To calculate the power savings in the circuits, the energy consumption E is computed as below:

$$E = \int_{0}^{T_s} \left(\sum_{i=1}^{n} V_{pi} I_{pi} \right) dt$$
(8)

Where $T_s(=1/f_s)$ = the period of the primary input signal; V_p = the power supply voltage, I_p = the power supply current, and i = number of power supply. Therefore, energy dissipation E is equal to the net energy flowing into the circuit from the power supply.

The propagation delay [5] of the circuit should be considered to measure performance of the circuit. The transmission gate can be modelled as an ohmic series resistance R bounded by capacitance by two grounded capacitance C. The step response delay t_D^{RC} of chain of RC element is given by

$$t_D^{RC} = \sum_{i=0}^n R_i C_i \text{ where i is no of node.}$$
(10)

The total power dissipation and propagation delay of the proposed circuit and basic Adiabatic Array Logic circuits are evaluated by doing transient analysis at different frequency ranging from 100 MHz to 600 MHz of sinusoidal power supply. Area per chip is calculated by formula W*L*Transistor count.

TABLE I. PERFORMANCE ANALYSIS OF ADIABATIC ARRAY LOGIC STYLE AND CMOS LOGIC STYLE FOR 4x1 MUX AND ADIABATIC ARRAY LOGIC WITHOUT REDUNDANCY

Parameter	Adiabatic Array Logic	CMOS logic	Adiabatic Array Logic without redundancy
Transistor count	24	24	20
Area per chip(μm ²)	2.594	2.594	2.16
Total Power Dissipation(µW) at 200 MHz	5.316	7.452	5.121
Delay at 200MHz	6.023	5.359	5.976

 TABLE II.
 POWER DISSIPATION OF ADIABATIC ARRAY LOGIC STYLE AND PROPOSED ADIABATIC ARRAY LOGIC 4x1 MUX AT

 DIFFRENT FREQUENCY OF SINUSOIDAL POWER SUPPLY

Frequency of Sinusoidal Power Supply (MHz)	Total Power Dissipation(μW) of Adiabatic Array Logic Style	Total Power Dissipation (μW) of Adiabatic Array Logic Style Without redundancy	Propagation Delay(ns) of Adiabatic Array Logic	Propagation Delay(ns) of Adiabatic Array Logic Without redundancy
100	4.475	4.317	51.910	51.860



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

Frequency of Sinusoidal Power Supply (MHz)	Total Power Dissipation(µW) of Adiabatic Array Logic Style	Total Power Dissipation (µW) of Adiabatic Array Logic Style Without redundancy	Propagation Delay(ns) of Adiabatic Array Logic	Propagation Delay(ns) of Adiabatic Array Logic Without redundancy
200	5.316	5.121	6.023	5.976
300	8.484	5.943	7.385	7.331
400	9.770	7.422	5.586	5.545
500	12.640	8.667	5.512	5.465
600	16.070	10.730	5.418	5.412

TABLE III. PERCENTAGE CHANGE OF PARAMETERS OF PROPOSED DESIGN WITH RESPECT TO VARIOUS LOGIC STYLE For 4x1 MUX

Parameter	Adiabatic Array Logic	CMOS logic
Transistor count	20% Less	20% Less
Area per chip(µm ²)	20.09% Less	20.09% Less
Total Power Dissipation(µW)	3.81% Less	45.51% Less
at 200 MHz		
Delay at 200MHz	0.78% Less	10.32% More

TABLE IV. Performance Analysis OF Adiabatic Array Logic Style And CMOS Logic Style for 8x1 MUX And Adiabatic Array Logic Without Redundancy

Parameter	Adiabatic Array Logic	CMOS Logic	Adiabatic Array Logic without Redundancy
Transistor count	64	64	44
Area per chip(μ m ²)	6.912	6.912	4.752
TotalPowerDissipation(μW)at200 MHz	10.720	11.81	10.720



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijareeie.com</u>

Vol. 6, Issue 6, June 2017

Parameter	Adiabatic Array	CMOS	Adiabatic Array Logic without
	Logic	Logic	Redundancy
Delay at 200MHz	5.422	5.359	5.423

TABLE V. POWER DISSIPATION OF ADIABATIC ARRAY LOGIC STYLE AND PROPOSED ADIABATIC ARRAY LOGIC 8x1 MUX AT DIFFRENT FREQUENCY OF SINUSOIDAL POWER SUPPLY

Frequency of Sinusoidal Power Supply (MHz)	Total Power Dissipation(µW) of Adiabatic Array Logic Style	Total Power Dissipation(μW) of Adiabatic Array Logic Style Without redundancy	Propagation Delay(ns) of Adiabatic Array Logic	Propagation Delay(ns) of Adiabatic Array Logic Without redundancy
100	7.467	7.440	52.070	52.07
200	10.720	10.720	6.198	6.023
300	14.170	13.260	8.930	8.432
400	19.360	17.740	6.712	6.128
500	23.840	21.590	7.453	6.789
600	29.650	26.800	6.753	6.389

 TABLE VI.
 PERCENTAGE CHANGE OF PARAMETERS OF PROPOSED DESIGN WITH RESPECT TO VARIOUS LOGIC STYLE

 For 8x1 MUX

Parameter	Adiabatic Array Logic	CMOS logic
Transistor count	45.45% Less	45.45%Less
Area per chip(µm ²)	45.45% Less	45.45% Less
Total Power Dissipation(µW) at 200 MHz	0 %	10.17% Less
Delay at 200MHz	0.01% Less	1.19% More

VI.CONCLUSION

In this paper, redundancy of the Adiabatic Array Logic is removed to achieve reduced power consumption and propagation delay. The proposed Adiabatic Array Logic has reduced no of transistor count in comparison with Adiabatic Array Logic and conventional CMOS Logic which has same number no of transistor count. At higher



(An ISO 3297: 2007 Certified Organization)

Website: www.ijareeie.com

Vol. 6, Issue 6, June 2017

frequency, these circuits dissipate larger power. Though the propagation delays of these circuits are higher up to small content, these circuits are reliable with low frequency.

REFERENCES

- Tomita.Y, Takahashi.Y, Sekine, T., "Adiabatic array logic," Signals and Electronic Systems (ICSES), 2010 International Conference on, vol.no., pp. 269,272, 7-10 Sept. 2010.
- [2] Shruti Konwar, Thockchom Birjit Singha, Soumik Roy, "Power Efficient Code Converters Using Adiabatic Array Logic", 2014 Fourth International Conference of Emerging Applications of Information Technology on pp. 167-172, 19-21 Dec. 2014.
- [3] Thockchom Birjit Singha, Shruti Konwar, Soumik Roy, "Low Power Design and Analysis of Fundamental Logics Using Adiabatic Array Logic Low Power Design and Analysis of Fundamental Logics Using Adiabatic Array Logic", 2014 International Conference on Signal Propagation and Computer Technology (ICSPCT) on pp.775-781,12-13 Jul. 2014.
- [4] Anuar.N, Takahashi.Y, Sekine.T, "Two phase clocked adiabatic static CMOS logic," System-on-Chip, 2009. International Symposium on, vol., no., pp.083, 086, 5-7 Oct. 2009.
- [5] Alioto, M.; Palumbo, G., "Power estimation in adiabatic circuits: a simple and accurate model," Very Large Scale Integration (VLSI) Systems. IEEE Transactions on, vol.9, no.5, pp.608,615, Oct. 2001.
- [6] William C. Athas, Lars J. Svensson, Jeffrey G. Koller, Nestoras Tzartzanis, and Eric Ying-Chin Chou, "Low-Power Digital Systems based on Adiabatic switching Principles", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 2, NO. 4, Dec.1994.
- [7] A. K. Bakshi and M. Sharma, "Design of basic gates using ECRL and PFAL," 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI), *Mysore*, 2013, pp. 580-585.
- [8] Yong Moon and Deog-Kyoon Jeong, "An efficient charge recovery logic circuit," in *IEEE Journal of Solid-State Circuits*, vol. 31, no. 4, pp. 514-522, Apr 1996.
- [9] M. L. Keote and P. T. Karule, "Design and implementation of energy efficient Adiabatic ECRL and basic gates," 2015 International Conference on Soft Computing Techniques and Implementations (ICSCTI), Faridabad, 2015, pp. 87-91.
- [10] Arun Kumar, Manoj Sharma, "Design and analysis of MUX using adiabatic techniques ECRL and PFAL", International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp.1341-1345, 2013.
- [11] P. Bhati and N. Z. Rizvi, "Adiabatic logic: An alternative approach to low power application circuits," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 2016, pp. 4255-4260.
- [12] A. K. Kumar, D. Somasundareswari, D. Duraisamy and G. Sabarinathan, "Asynchronous design of energy efficient full adder," 2013 International Conference on Computer Communication and Informatics, Coimbatore, 2013, pp. 1-6
- [13] Anuar, N., Takahashi, Y., Sekine, T., "XOR evaluation for 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier," Circuits and Systems (MWSCAS), 2010 53rd IEEE International Midwest Symposium on , vol., no., pp.825,828, 1-4 Aug. 2010.
- [14] Anuar, N.Takahashi, Y. Sekine, T., "4-bit ripple carry adder using two phase clocked adiabatic static CMOS logic," TENCON 2009 2009 IEEE Region 10 Conference, vol., no., pp.1,6, 23-26 Jan. 2009.
- [15] Leach Donald P., "Digital Principles and Applications", Tata Mcgraw Hill Education Private Limited, 2010 Edition.
- [16] Anuar, N.; Takahashi, Y.; Sekine, T., "Fundamental logics based on two phase clocked adiabatic static CMOS logic," Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on pp.503,506,13-16Dec.2009