



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 11, November 2016

The auxiliary current sources are replaced by PMOS. M2 and M4 act as a current mirror. To achieve high output impedance M1 is modified as a cascaded one; ie instead of  $V_{gs}$  a transistor is used. M2 and M4 samples  $I_{out}$ , compares it with  $I_{in}$ , and through M5 changes  $I_{out}$  and make it equal to  $I_{in}$ . M6 and M7 are PMOS, they act as active load and improves output impedance. PMOS is used because holes' mobility is low and thus leakage current reduces.

The disadvantage of this circuit is, overdrive voltage is low. The transistor need  $V_T$  (Threshold Voltage) to become ON. If we give a  $V_{gs}$  greater than  $V_T$ , the excess voltage there is known as overdrive voltage. When overdrive voltage increases the conductivity of transistor will increase. Here  $V_{gs}=0$ ; why because gate and source of PMOS are shorted. For a PMOS to be in saturation the condition is  $V_{gs} - V_T \geq V_{ds}$ . This equation becomes  $-V_T \geq V_{ds}$ ; ie  $V_T \leq V_{ds}$ . Thus overdrive is not present means it is low.

## B. MODIFIED GATE DRIVEN CURRENT MIRROR




Fig. 2. Modified Gate Driven current mirror

To overcome the disadvantage of previous circuit, this new circuit comes. Here the short between the gate and source of both PMOS are removed. A bias voltage is given at the gate of both PMOS. Here  $V_{gs} \neq 0$ .  $V_{gs} - V_T \geq V_{ds}$  is the condition for saturation.  $V_{gs} = V_{b1} - V_{dd}$ , a voltage higher than  $V_{ds}$  is present at the gate terminal. The overdrive voltage is improved.

## C. BULK DRIVEN CURRENT MIRROR

The increasing demand for efficient portable electronic equipment has pushed the industry to produce circuit designs with very low power consumption. The general trend followed is the lowering of the supply voltage and scaling down of the device geometry to make the device faster with minimal power consumption.




Fig. 3. Bulk driven current mirror

The main obstacle in the supply reduction of circuits is the threshold voltage. Bulk-driven (BD), sub-threshold operation, floating gate (FG) and quasi-FG (QFG) are some of the widely used techniques to overcome the threshold voltage limitation. Unfortunately, these techniques suffer low transconductance and hence experience lower bandwidth. For an n-channel mosfet, the body is P-type. A forward bias is given to the body terminal. This will reduce the threshold voltage. Thus the transistor will become ON fast, ie at a low gate voltage and drain voltage. The transistor will work properly in saturation region.

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 11, November 2016

## D. BULK DRIVEN CASCODE CURRENT MIRROR




Fig. 4. Bulk Driven Cascode Current Mirror

Cascode current mirrors are used, to achieve high output resistance. If we apply signal to the bulk instead of to the gate, and keeping  $V_{GS}$  constant then device operate as bulk-driven MOS transistor.  $V_{bs2} = V_{ds2}$ , and  $V_{bs4} = V_{ds4}$ .  $Q_2$  and  $Q_4$  operates in linear region which forces the  $Q_3$  and  $Q_5$  to operate in linear region, therefore  $I_{out}$  is forced to match  $I_{ref}$ . CMOS transistor  $I_{ref}$  current flows through the  $Q_2$  Transistor.  $I_{out}$  current try to follow the  $I_{ref}$  current.

## III. PROPOSED CIRCUIT

This paper aims to combine gate driven and bulk driven technologies in a cascode current mirror. Improvement in output impedance is targeted. Reduction in voltage requirement is targeted. Improvement in input current range is targeted. Here the gate driven technology and bulk driven technology are combined in a cascode current mirror. The expectations are improvement in output impedance and input current range. The power consumption has to be reduced.




Fig. 5. Block diagram of Proposed system

Improvement in matching of input and output current is achieved. For 5uA input current 4.90 A output current has got. Improvement in input current range also achieved. The current range of new proposed circuit is 5-50 A. Better than existing circuits. Output impedance has also improved. For proposed circuit it is 367.54K Ohm.




Fig 6: Schematc of Proposed Circuit

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 11, November 2016

## IV. SIMULATION RESULTS

The circuits are simulated using Cadence design environment in of 180nm CMOS technology. The design specifications for Low Voltage High Swing Super Wilson Current Mirror and improved version are mentioned in Table I. The simulation results and dc analysis have been presented to demonstrate the feasibility of proposed current mirror circuit.

VDD= 1.8V, VSS=0	
Transistor	Aspect Ratio, W(μm)/L(μm)
PMOS (M6/7)	1/0.18
NMOS (M1-M5)	0.4/0.18

Fig. 7. Design specifications

Name	$I_{in} = 5\mu A$	Output Impedance	i/p Current Range
GDCM	$I_{out} = 4.8\mu A$	55 K	30 – 40 $\mu A$
Modified GDCM	$I_{out} = 4.83\mu A$	357 K	5 – 40 $\mu A$
Proposed Circuit	$I_{out} = 4.90\mu A$	367 K	5 – 50 $\mu A$

Fig. 8. Comparison of different current mirrors

The Proposed Current Mirror is improved better than other current mirrors. We can understand that fact from the table.




Fig. 10. Proposed Circuit (Output Impedance)




Fig. 9. Proposed Circuit (i/p current vs o/p current)

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 11, November 2016




Fig.10 Layout of Proposed Circuit

## V. CONCLUSION

The design of a new very-high output impedance current mirror using output current sampling that has low input and output voltage requirements. The circuits are simulated using Cadence design environment in of 180nm CMOS technology, simulations show that the value of the output current is main-tained within 2% of that of the input current. The proposed circuit offers very high impedance due to the presence of the PMOS at both legs since no auxiliary biasing circuit is used. Various current mirrors are studied. Basic current mirror , Wilson current mirror , Cascode current mirror , Super Wilson current mirror , Super wilson current mirror with low inputvoltage, High Swing Super Wilson Current mirror, Improved High Swing Super Wilson Current Mirror, Low voltage High impedance Current Mirror, Low Voltage High Swing Super Wilson Current Mirror, Gate driven current mirror, Bulk driven current mirror are studied. Each has its own merits and demer-its. The proposed circuit is a combination of Gate Driven and Bulk Driven technologies. The circuit is realized. Improvement in performance are got. The proposed circuit can be modified to produce very high impedance at the weak inversion region for ultra deep sub-micron technology. Since we are not using the auxiliary current source, the negative leakage current can be totally avoided at the weak inversion region, so that the noise interference can be avoided in the implantable chip.

## REFERENCES

- [1] B. Minch, Low-Voltage Wilson Current Mirrors in CMOS,"in IEEE ISCAS, New Orleans, LA, USA, 2007, pp. 2220-2223.
- [2] Trupti .B. Desai, Pratik .P. Shah "Simulation of Bulk Driven Circuits for Low Power Applications" IJETR, Volume-2, Issue-2, 2014.
- [3] N.Raj, A.K. Singh and A.K. Gupta "Low –voltage bulk-driven self-biased cascode current mirror with bandwidth enhancement" ELECTRONIC LETTERS, Volume-50, No.1, 2014
- [4] Louis-Francois Tanguay, MohamadSawan, and YvonSavaria, A Very-High Output Impedance Current Mirror for Very-Low Voltagen Biomed-ical Analog Circuits,"Circuits and Systems, 2008. APCCAS 2008 IEEE Asia Pacific Conference, 2008, pp. 642-645.
- [5] Fabian KHATEB, Nabhan KHATIB, " New Bulk-driven Class AB CCI", Dept. of Microelectronics, Brno University of Technology, IEEE, Transaction, 2011.
- [6] M.K. Priya, V.K. VanithaRugmoni, A Low Voltage Very High Impedance Current Mirror Circuit and Its Applications,"in IEEE ICCCE, 2013,pp. 511-516.
- [7] BhawnaAggarwal, Maneesha Gupta , "Low-Voltage CascodeCurrent Mirror based on Bulk-Driven MOSFET and FG MOS techniques", Department of Electronics and Communication Engg., IEEE, Transaction, 2009.
- [8] NareshLakkamraju, Ashis Kumar Mal, "A Low Voltage High Output Impedance Bulk Driven Regulated Cascode Current Mirror", Department of ECE National Institute of Technology, IEEE, Transaction, 2011.
- [9] B. Razavi, Design of Analog CMOS Integrated Circuit," McGraw-Hill.
- [10] E. Raghuvaran, A Very High Impedance Current Mirror For Bio- medical Applications, IEEE Transactions on Analog Circuits, 2011, pp 828-830.
- [11] BajrangBansal, PrabhatRanjan, HimanshuKaushik Current Mirror Circuits with Improved Performance, IJEEEE, ISSN : 2231 5284, Volume-I, Issue-II, 2011.
- [12] P. E. Allen and D. R. Holberg, CMOS analog circuit design, New York: Oxford University Press, 2002.
- [13] S. S. Rajput and S. S. Jamuar, A high performance current mirror for low voltage designs, Proc.APCCAS-2000, IEEE, Tianjin pp. 170-173, China, Dec 2000.