

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 5, May 2016

Design of 64 bit High Speed Vedic Multiplier

Ila Chaudhary, Deepika Kularia

Assistant Professor, Department of ECE, Manav Rachna International University, Faridabad, India¹

PG Student (VLSI), Department of ECE, Manav Rachna International University, Faridabad, India²

ABSTRACT: A multiplier is one of the key hardware blocks in most digital signal processing (DSP) systems. Typical DSP applications where a multiplier plays an important role include digital filtering, digital communications and spectral analysis. Many current DSP applications are targeted at portable, battery-operated systems, so that power dissipation becomes one of the primary design constraints. Since multipliers are rather complex circuits and must typically operate at a high system clock rate, reducing the delay of a multiplier is an essential part of satisfying the overall design. This paper puts forward a high speed multiplier ,which is efficient in terms of speed, making use of UrdhvaTiryagbhyam[1], a sutra from Vedic Maths for multiplication and half adder for addition of partial products. The code is written in VHDL and results shows that multiplier implemented using Vedic multiplication is efficient in terms of area and speed compared to its implementation using Array and Booth multiplier architectures.

KEYWORDS: UrdhvaTiryagbhyam, Half adder, Array multiplier, Booth's Multiplier, Vedic Multiplier, Vedic Mathematics.

I. INTRODUCTION

Multiplication is an important fundamental function in arithmetic operations. Multiplication-based operations such as Multiply and Accumulate(MAC) and inner product are among some of the frequently used computation Intensive Arithmetic Functions(CIAF) currently implemented in many Digital Signal Processing (DSP) applications such as convolution, Fast Fourier Transform(FFT), filtering and in microprocessors in its arithmetic and logic unit. Multiplication can be implemented using several algorithms such as: array, Booth, modified Booth algorithms.

Array multiplier is well known due to its regular structure. Multiplier circuit is based on add and shift algorithm. Each partial product is generated by the multiplication of the multiplicand with one multiplier bit. The partial product are shifted according to their bit orders and then added.

Booth Multipliers is a powerful algorithm for signed-number multiplication, which treats both positive and negative numbers uniformly. This method that will reduce the number of multiplicand multiples. For a given range of numbers to berepresented, a higher representation radix leads to fewer digits.

The partial-sum adders can also be rearranged in a tree like fashion, reducing both the critical path and the number of adder cells needed. The presented structure is called the Wallace tree multiplier The tree multiplier realizes substantial hardware savings for larger multipliers. The propagation delay is reduced as well. In fact, it can be shown that the propagation delay through the tree is equal to O ($\log 3/2$ (N)). While substantially faster than the carry-save structure for large multiplier word lengths, the Wallace multiplier has the disadvantage of being vary irregular, which complicates the task of an efficient layout design.

II.LITERATURE SURVEY

Rapidly growing technology has raised demands for fast and efficient real time digital signal processing applications. Multiplication is one of the primary arithmetic operations every application demands. A large number of multiplier designs have been developed to enhance their speed. Active research over decades has lead to the emergence of Vedic Multipliers as one of the fastest and low power multiplier over traditional array and booth multipliers. Honey DurgaTiwari.et.alltalked about designing a multiplier and square architecture is based on algorithm of ancient Indian



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 5, May 2016

Vedic Mathematics, for low power and high speed applications. They explained Urdhvatiryakbhyam and Nikhilam algorithm and found thatUrdhvatiryakbhyam, is applicable to all cases of multiplication but due to its structure, it suffers from a high carry propagation delay in case of multiplication of large numbers. This problem has been solved by introducing Nikhilam Sutra which reduces the multiplication of two large numbers to the multiplication of two small numbers.

Prof J M Rudagil.et.alldesigned a multiplier using vedic mathematics. They explained Urdhvatiryakbhyam and found that it is efficient Vedic multiplier with high speed, low power and consuming little bit wide area was designed. It was also found that the multiplier based on vedic sutras had execution delay of almost half of that of binary multiplier.

SreeNivasA .et.allpresented a technique that modifies the architecture of the Vedic multiplier by using some existing methods in order to reduce power. They explained Nikhilam sutra and double base number system. Nikhilam sutra method is not valid for negative numbers. They found that Vedic Multiplier without any Modification has high power consumption. Vedic Multiplier with modified Two's complement block has less power consumption with cost of delay and area.

III.VEDIC MATHEMATICS

Vedic mathematics - a gift given to this world by the ancient sages of India.A system which is far simpler and more enjoyable than modern mathematics. The word "Vedic" is derived from the word "Veda" which means the store-house of all knowledge[1].Vedic math was rediscovered from the ancient Indian scriptures between 1911 and 1918 by Sri Bharati Krishna Tirthaji (1884-1960), a scholar of sanskrit, Mathematics, History and Philosophy.It is part of four Vedas (books of wisdom). It is part of Sthapatya- Veda (book on civil engineering and architecture), which is an upaveda (supplement) of AtharvaVeda[2]. Vedic mathematics is mainly based on 16 Sutras dealing with various branches of mathematics like arithmetic, algebra, geometry etc. These Sutras along with their brief meanings are enlisted below alphabetically[3].

- I) (Anurupye) Shunyamanyat If one is in ratio. The other is zero.
- 2) Chalana-Kalanabyham Differences and Similarities.
- 3) EkadhikinaPurvena By one more than the previous one.
- 4) EkanyunenaPurvena By one less than the previous one.
- 5) Gunakasamuchyah The factors of the sum is equal to the sum of the factors.
- 6) Gunitasamuchyah The product of the sum is equal to the sum of the product.
- 7) NikhilamNavatashcaramamDashatah All from 9 and the last from 10.
- 8) ParaavartyaYojayet Transpose and adjust.
- 9) Puranapuranabyham By the completion or non completion.
- 10) Sankalana-vyavakalanabhyam By addition and by subtraction.
- 11) ShesanyankenaCharamena The remainders by the last digit.
- 12) ShunyamSaamyasamuccaye When the sum is the same that sum is zero.
- 13) Sopaantyadvayamantyam The ultimate and twice the penultimate.
- 14) Urdhva-tiryakbhyam Vertically and crosswise.
- 15) Vyashtisamanstih Part and Whole.
- 16) Yaavadunam Whatever the extent of its deficiency.

IV. METHODOLOGY

The algorithms and multiplier architecture which were studied are represented below:

4.1 Multiplication method

4.1.1 Urdhva-tiryakbhyam[3]

It is the general formula applicable to all cases of multiplication and also in the division of a large number by another large number. It means "Vertically and cross wise."



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 5, May 2016



Figure 1: 4x4bit UrdhvaTiryagbhyam

4.1.2 Nikhilam Sutra [7]

Nikhilam Sutra literally means "all from 9 and last from 10".





4.2 Partial product addition

For addition of partial products various methods used was

- 1) Carry skip adder[4]
- 2) Zero padding[5]
- 3) Ripple carry adder[6]
- 4) Kogge stone adder[8]
- 5) Carry look ahead adder[8]

V.PROPOSED MULTIPLIER

Proposed multiplier architecture of 64x64 bit vedic multiplier and major change adopted here is use of half adder for addition of partial products.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 5, May 2016



Where h = previous carry Z(0)=a0b0 Z(1)=a0b1 + a1b0Z(2)=a1b1

Figure 3: Addition of partial products with previous carry

V1. RESULTS AND STIMULATION

The VHDL code of 64X64 bit vedic multiplier was synthesized using Xilinx ISE 14.4 on virtex4 family device XC4VLX25 and the results are shown in fig4. Comparison of area and delay is shown in table1. In which vedic multiplier 8X8bit is stimulated on xc3s400-5tql44 of SPARTAN 3 and rest on xc4vlx25-12ff676 of Virtex 4. Figure 4 and Figure 5 shows device utilization summary and timing details respectively of 64 bit Vedic Multiplier.

Device Utilization Summary						
Logic Utilization	Used	Available	Utilization			
Number of 4 input LUTs	2,289	21,504	10%			
Number of occupied Slices	1,187	10,752	11%			
Number of Slices containing only related logic	1,187	1,187	100%			
Number of Slices containing unrelated logic	0	1,187	0%			
Total Number of 4 input LUTs	2,289	21,504	10%			
Number of bonded IOBs	257	448	57%			
Average Fanout of Non-Clock Nets	6.73					

Figure 4: Device utilization summary



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 5, May 2016

Timing Summary:					
Speed Grade: -12					
Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 29.967ns					
Timing Detail:					
All values displayed in nanoseconds (ns)					
Timing constraint: Default path analysis					
Total number of paths / destination ports: 532354 / 128					
Delay: 29.967ns (Levels of Logic = 47) Source: x<4> (PAD) Destination: z1<128> (PAD)					
Total 29.967ns (10.624ns logic, 19.343ns route) (35.5% logic, 64.5% route)					
Total REAL time to Xst completion: 67.00 secs Total CPU time to Xst completion: 66.06 secs					
>					
Total memory usage is 369860 kilobytes					
Number of errors : 0 (0 filtered)					
Number of warnings : 0 (0 filtered)					
Number of infos : 0 (0 filtered)					

Figure 5 : Timing Details

Figure 6 shows RTL schematic of 64 bit vedic multiplier.



Figure 6: RTL schematic of vedic multiplier

Figure 7 shows output result of 64bit inputs where inputs are:

```
h <= '0';
```



(An ISO 3297: 2007 Certified Organization)





Figure 7: output stimulation of vedic multiplier

Figure 8 shows output result of 64 bit array multiplier



Figure 8:output stimulation of array multiplier



(An ISO 3297: 2007 Certified Organization)



VII.CONCLUSION

Table 1: comparison table of designed arcmitectur	Table 1:	comparison	table of	designed	architectur
---	----------	------------	----------	----------	-------------

PROGRAM	DELAY	AREA	
		No. of 4 input LUTs	No. of occupied slices
Vedic multiplier 8X8 bit[8]	28.669 ns	192/7168	105/3584
Array multiplier	1525.592 ns	9110/	4653/
64X 64 bit		21504	10752
Booth multiplier	138.250 ns	16192/	8097/
64X 64 bit		21504	10752
Vedic multiplier	29.967ns	2289/	1817/
64X 64 bit		21504	10752

From table 1 we can conclude that Vedic multiplier of 64x64 bit is has less delay and area as compared to Array and Booth multiplier.

REFERENCES

[1]VaijyanathKunchigi, LinganagoudaKulkarni, SubhashKulkarni, "High Speed and AreaEfficient Vedic Multiplier", IEEE, Devices, Circuits and systems, Vol.4, pp. 360-364, 15-16 March 2012.

^[2] Ramachandran.S, Kirti.S.Pande, "Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture", International Journal Of Computational Engineering Research, Vol. 2, Issue No.3, pp. 697-703, May-June 2012,.
[3] Prof J M Rudagil, Vishwanath Amble, VishwanathMunavalli, "Design and implementation of efficient multiplier using vedic mathematics", Proc. of Int. Con/, on

^[3] Prof J M Rudagil, Vishwanath Amble, VishwanathMunavalli, "Design and implementation of efficient multiplier using vedic mathematics", Proc. of Int. Con/, on Advances in Recent Technologies in Communication and Computing, pp.162-166, Nov 2011.
[4] Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat, "Design and Implementation of 8-Bit VedicMultiplier", International Journal of AdvancedResearch

^[4] Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat, "Design and Implementation of 8-Bit VedicMultiplier", International Journal of AdvancedResearch in Electrical, Electronics and Instrumentation Engineering, Vol. 2, Issue 12, December 2013.

^[5] Neeraj Kumar Mishra, SubodhWairya, "Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using Virtex 7 Low Power Device", IJRREST, Vol,-2, Issue-2, June-2013.

^[6] Poornima M, Shivaraj Kumar Patil, "Implementation of Multiplier using Vedic Algorithm", IJITEE, Vol.-2, Issue-6, May 2013.

^[7] Honey DurgaTiwari, GanzorigGankhuyag, "Multiplier design based on ancient Indian Vedic Mathematics", IEEE, International SoC Design Conference, Vol.-2, pp.II-65-II-68, 24-25 Nov 2008.

^[8]Sudeep.M.C, SharathBimba.M, "Design and FPGA Implementation of High Speed Vedic Multiplier", International Journal of Computer Applications, Vol. 90, Issue 16, March 2014.