ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

Enhanced Stuck at Zero and Stuck at One Fault Identification in NOC Routers

Chaithra V[1], Nataraj Urs H D[2]

M.Tech Student, Department of Electronics and Communication, Reva ITM, Bangalore, Karnataka, India

Sr. Asst. Professor, Department of Electronics and Communication, Reva ITM, Bangalore, Karnataka, India

ABSTRACT: This brief proposes an on-line straight-forward test system for location of dormant hard blames which create in first-input-first-ouptput cradles of switches amid field operation of NoC. The method includes rehashing tests intermittently to anticipate amassing of deficiencies. A model execution of the proposed test calculation has been incorporated into the switch channel interface and on-line test has been performed with engineered self-comparable information movement. The execution of the NoC after expansion of the test circuit has been examined as far as throughput while the range overhead has been concentrated on by orchestrating the test equipment. Likewise, an on-line test procedure for the steering rationale has been proposed which considers using the header flutters of the information activity development in transporting the test designs. The advances in VLSI innovation have rolled out numerous improvements not just in the design of PC and computerized frameworks, additionally in the measure of equipment that can be actualized in a solitary chip which makes it conceivable to incorporate the whole framework in single chip. Be that as it may, as the size of combination has expanded so additionally has the event of irregular shortcomings. The location of irregular deficiencies requires the utilization of simultaneous mistake recognition CED (coding) strategies. This paper examines the utilization of Berger code as a mean of consolidating CED into a self checking FIFO line.

KEYWORDS: FIFO Buffers, in-field test, NoC, permanent fault, transparent test, FIFO Queue, Self checking, Berger code, Concurrent Error Detection, Unidirectional errors.

I. INTRODUCTION

In the course of the most recent decade, system on-chip (NoC) has developed as a superior correspondence foundation contrasted and transport based correspondence system for complex chip outlines defeating the challenges identified with transmission capacity, signal respectability, and force dissemination. Be that as it may, similar to every single other framework on-a-chip (SoCs), NoC-based SoCs should likewise be tried for imperfections. Testing the components of the NoC framework includes testing switches and interrouter joins. Noteworthy measure of zone of the NoC information transport medium is possessed by switches, which is dominatingly involved by FIFO supports and directing rationale. In like manner, the probabilities of run-time blames or deserts happening in cradles and rationale are altogether higher contrasted and alternate segments of the NoC.

Therefore, test process for the NoC framework must start with test of supports and directing rationale of the switches. What's more, the test must be performed intermittently to guarantee that no deficiency gets gathered. The incidental run-time useful shortcomings have been one of the real worries amid testing of profoundly scaled CMOS-based recollections. These issues are a consequence of physical impacts, for example, ecological powerlessness, maturing, and low supply voltage and subsequently are discontinuous (nonpermanent showing gadget harm or glitch) in nature. Notwithstanding, these discontinuous blames typically show a moderately high event rate and in the long run have a tendency to end up perpetual. Besides, destroy of recollections likewise cause irregular deficiencies to wind up sufficiently incessant to be delegated changeless. In this way, there is a requirement for online test method that can recognize the run-time deficiencies, which are discontinuous in nature however continuously ended up changeless after some time. As incorporated circuit innovation accomplishes ever more elevated densities of dynamic parts and along these lines equipped for executing more unpredictable structures.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

There is an expanding pattern for actualizing complex calculations in equipment. By and large the best usage are characterized from the structures with high level of normality. As a case of calculations that can be actualized in equipment is the line, equipment line is equipped for higher pace than programming line utilizing an ordinary microchip memory. Rapid line can be helpful in numerous applications. A line is a specific sort of gathering in which the substances in the accumulation are kept all together, and the vital operations on the gathering are the expansion of elements to the back terminal position and expulsion of elements from the front terminal position. This makes the line a First-In-First-Out (FIFO) information structure. Sadly as the size of reconciliation has expanded so likewise has the event of irregular deficiencies. The attributes of these sorts of flaws render them imperceptible by standard test procedures. The recognition of discontinuous shortcomings requires the utilization of Concurrent Error Detection (CED) procedures, which ceaselessly screen the operation of the circuit and contrasted it and some known reference; this is accomplished by joining some type of excess into the framework. One technique for actualizing CED in VLSI 1 circuit is using data repetition.

This paper examines the utilization Berger Code as method for joining CED into a self checking line. Berger code is an ideal code, it can distinguish every unidirectional blunder and it is a distinct code which implies it is facilitates to translate and encode. Self-checking circuit can be characterized as the capacity to verifY consequently whether there is any issue in the circuit (chips, sheets, or gathered framework), therefore, self-checking circuits permit on-line mistake location, which implies shortcomings can be distinguished amid the ordinary operation of the circuit. The self-checking could be accomplished by the excess procedures; one approach to accomplish self-checking outline is using mistake identifying codes (the data repetition strategy).



Fig. 1 FIFO Behaviour

II. CONTRIBUTIONS

In this brief, we have proposed an online straightforward test method for first-include first-yield (FIFO) supports and directing rationale present inside the switches of the NoC base. Our commitments are as per the following. A straightforward SOA-MATS++ test era calculation has proposed focusing in-field lasting shortcomings created in SRAM based FIFO recollections and it has been used to perform online and intermittent test of FIFO memory present inside the switches of the NoC. What's more, we have additionally proposed an online test strategy for the directing rationale that is performed at the same time with the test of cushions. The proposition includes two methods for using the unused segment of the header dances of the approaching information parcels in transporting the test designs. To begin with, deterministic test designs for the directing rationale produced by Tetramax are put in the unused fields of the header dance and are transported amid the typical cycle. Second, the pseudorandom designs in the manufactured information activity utilized amid typical operation and touching base at the steering rationale are considered as test examples. Deficiency scope is evaluated for both of the two propositions.

FIFO QUEUE:

In a FIFO information structure, the main component added to the line will be the first to be expelled. This is

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

proportionate to the prerequisite that at whatever point a component is included, all components that were added before must be expelled before the new component can be conjured. A FIFO comprises of a variety of registers as appeared in figure 1, and a controller that deals with the activity of information to and from the FIFO. FIFO's design gives access to one and only enlist cell at once, not to the whole cluster of registers.

A FIFO has two location pointers, one for keeping in touch with the following accessible cell, and another for perusing the following new cell. The pointers for perusing and composing are moved progressively as charge to peruse or compose are gotten. The FIFO cradle can get information until it is full and can be perused until it is vacant.

A pointer is moved after every operation. At that point will depict the planning of two instances of line:

- Queue is Full.
- Queue is Empty.

Issue Models Considered for the Work:

The run-time lasting issues considered in this brief are thought to be irregular flaws, which have gotten to be changeless after some time. Therefore, the deficiency models considered in this brief are that of irregular issues. The essential variables that prompt irregular issues are maturing impacts, for example, time-subordinate dielectric breakdown (TDDB), electromigration, negative inclination temperature shakiness (NBTI), and hot transporter infusion (HCI), as specified. TDDB is a marvels where the oxide underneath the door material of a MOSFET corrupts after some time bringing about a short out, which are displayed as stuck-at-issues. Electromigration lessens interconnect conductivity with entry of time and prompts open circuit. The open circuits brought on by electromigration are demonstrated as stuck-open-deficiencies. NBTI and HCI expand the edge voltage of transistors prompting diminish in portability. Accordingly, the exhibitions of the memory center abatements acquiring read and compose disappointments. The compose disappointments are demonstrated as move deficiencies, while read disappointments are displayed as read bother flaws.



Fig. 2 Fault detection during invert phase and restore phase of the transparent SOA-MATS++ test

III. BERGER CODE

Berger code is a detachable and unordered code, it is divisible on the grounds that the data bits and the check bits (check image) in the codeword are particular, it is an unordered code as it is impractical to change one codeword into

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

another codeword by essentially changing either 1 's to O's or O's to I's, this implies the code can identify every unidirectional blunder. The codeword of the Berger code is shaped by annexing the check bits to the data bits, the check bits of the code is the paired representation of the quantity of l's (or the supplement of the quantity of O's) in the data bits, the quantity of check bits [k=log (HI)], where I is the quantity of bits in the data bits (information word), the quantity of bits in the codeword n = f + k bits. On the off chance that the quantity of data bits in a codeword is 1 =2k - 1 , k ?: 1 then the code is known as a Maximal Length Berger code; else it is known as a Non Maximum Length Berger code. For instance, if f = 7 and k =3 , it is Maximal Length Berger code since f =(2k - 1) , though f = 6 and k =3 is Non-Maximal Length Berger code since It (2k - 1).



Fig.3. FIFO-Timing Diagram



Fig.4. General Structure of Self-Checking Circuit

IV. SELF CHECKING CHECKER

Self-checking circuits permit on-line mistake location that implies shortcomings can be distinguished amid the ordinary operation of the circuit. It can distinguish the nearness of both transient and lasting shortcomings. A self-checking circuit, see figure 4, comprises of an utilitarian circuit (F), which produces encoded yield vectors, and a checker (C), which checks the vectors to figure out whether a blunder has happened. The checker can give a blunder sign notwithstanding when a flaw happens in the checker itself. Self-checking rationale is ordinarily outlined utilizing coding methods; one approach to accomplish self checking configuration is using blunder identifying codes (the data repetition strategy).

V. USAGE OF THE TEST ON FIFO BUFFERS OF NOC ROUTERS

In this area, we exhibit the system utilized for actualizing the proposed straightforward SOA-MATS++ test on a lattice sort NoC. Information parcels are partitioned into stream control units (flutters) and are transmitted in pipeline style. The

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

bounce development in a cross section sort NoC framework considered for this work is expected to require buffering just at the info channels of switches. In this manner, for an information activity development starting with one center then onto the next, the online test is performed just on the information channel FIFO cradles, which lie along the way. The supports work in two modes, the ordinary mode and the test mode. The typical mode and test method of operation of a FIFO cushion are synchronized with two distinctive timekeepers.



Fig.5. (a) Hardware implementation of the test process for the FIFO buffers. (b) Implementation of test circuit.

The clock utilized for test reason (alluded as test_clk in this brief) is a speedier clock contrasted and the clock required for ordinary mode (switch clock). The FIFO supports are permitted to be agent in typical mode for adequate measure of time before starting their test procedure. This deferral in test start gives adequate time to run-time irregular flaws created in FIFO supports to change into lasting deficiencies. The test procedure of a focused on FIFO cushion is started by a counter, which switches the FIFO support from ordinary mode to test mode. The exchanging of FIFO cradles from ordinary mode to test mode happens after a specific timeframe without thinking about the current situation with the FIFO cushion. It might be contended that at the moment of exchanging, the cushion may not be full, and therefore not all areas would be tried amid the test cycle. Be that as it may, test start after the cushion gets full would bring about the accompanying issues. To start with, sit tight for the support to get full would superfluously defer the test start prepare and would permit issues to get collected. Second, test of the whole support would drag out the test time and would adversely influence the typical method of operation. A test burst includes arrangement of test read and compose cycles. It requires three read and two compose cycles, or as it were three cycles of the quicker test clock to perform a straightforward SOA-MATS++ test on a solitary area of a FIFO cushion. It might be contended that amid a test burst, not all FIFO support areas are tried or a test of an area can get intruded. These two issues can be maintained a strategic distance from by occasionally testing the FIFO cushions. Intermittent testing of a FIFO cradle permits test of an alternate arrangement of areas of the FIFO cushion in every test burst. Each time the cradle is changed to test mode, the typical procedure gets interfered. The FIFO memory area right now tended to in typical mode, at the moment of exchanging, turns into the

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

objective area for test. Since ordinary operation is hindered at various moments in various test blasts, the areas tried in every burst would be distinctive. In this way, rehashing the test blasts for a number times on a FIFO cradle would cover the test of every area as the quantity of areas in a FIFO support is few. Besides, intermittent testing counteracts aggregation of issue in the cushion.

VI. PROPOSITION FOR TEST OF ROUTING LOGIC

The other part of the switch, other than the cradles, defenseless against run-time perpetual flaws is the steering rationale. In this segment, we propose an online test proposition for the steering rationale that uses the information bundles for testing and along these lines defeats the requirement for test access instrument. Since the switch outline considered for this brief is taken from before studies, both flutter size and connection width equivalent to 32-bit as utilized as a part of prior methodologies. For the header flutter, after assignment of location bits (source and destination) and bits for virtual channel choice, some fields in the header dance stay unused. Our proposition is to use these unused fields for test design encoding.

A programmed test design era instrument creates deterministic disconnected from the net test designs for the steering rationale. Once the arrangement of test examples is accessible, every example can be set in the unused fields of the header bounce. On the off chance that the span of the test design does not fit the extent of the accessible field size in a solitary header, the test example is balanced in two header dances. In such a circumstance, it requires two test cycles before the test design achieves the directing rationale.

The test examples are conveyed to the steering rationale by the NoC framework amid typical operation and are connected for testing amid the test mode. The test of the steering rationale is all the while performed with test of the FIFO cushions amid the test mode when the typical operation of the switch stays suspended. To approve our proposition, the switch has been orchestrated utilizing Design Vision supporting 90-nm innovation and after that Tetramax has been utilized to produce deterministic test designs for the blended netlist. An aggregate of 39 test designs have been created covering 242 flaws for 100% shortcoming scope. Every example is of size 41 bits, which required two test cycles for transporting the test designs. In this manner, altogether, 78 test cycles have been required for test of directing rationale. We have additionally explored different avenues regarding a substitute proposition of utilizing pseudorandom designs for test. Rather than utilizing deterministic test designs, we use the pseudorandom engineered information movement utilized amid typical operation. Like the prior proposition, the pseudorandom bits in every header bounce have been dealt with as test examples and have been connected to the directing rationale. Shortcoming reenactment performed on the steering rationale utilizing the pseudorandom designs using a standard deficiency test system gives 60% flaw scope.

VII. TWO RAIL CHECKER

Two-rail checker unit (TRC) is utilized to look at two correlative code words. The checker figures out if the yield of the useful circuit is a substantial or invalid codeword. Two-rail checker unit has two gatherings of inputs: (xJ,xz, ... xn) and (YJ,Yz, ... Yn). It likewise has two yields: f and g. The signs saw on the yields ought to dependably be correlative. Consider a two rail checker with n=2, as appeared in Figure 5, the two information gatherings are (xJ,xz) and (YJ,yz). In a non-blunder circumstance where (Yl=Xl') and (Yz=xz'), the aftereffect of this is(f=g'). In circumstance where because of a shortcoming where (Yl=Xl) or (Yz=xz), this will then deliver (f=g), that implies a non codeword yield hence giving a mistake sign.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016



Fig.6. Two Rail Checker with 2 Inputs

VIII. SELF CHECKING HARDWARE

The below figure demonstrates the self checking FIFO line. In self checking FIFO line two check image generators (CSG) circuits are required, one checker, and an additional capacity cells (K) appended to every word, these cells are utilized to store the check image created for every word pushed into the FIFO, the quantity of the bits of the check image relies on upon the code utilized furthermore on the span of the information word. For instance, if the extent of the information word that can be pushed into the FIFO is 8 bits(I=8), and since we utilized Berger code, then the quantity of bits of the check image is 4 bits (K=4). At the point when information word is pushed into the FIFO, its check image ought to be created and pushed into the FIFO, as the information word moves to or from the FIFO its check image ought to likewise take after the information word.



Fig.7. Self checking FIFO Queue

At the point when information is to be popped out from the FIFO by means of the transport, the information ought to

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

quickly be checked for any noticeable blunders. The check image generator (CSG) is a one counter, it include the quantity of ones the data bits of any data word, and gives the quantity of ones which speaks to the check image. At the point when the check image gets to be accessible it is then contrasted and the put away check image (which produced when the information word pushed in the FIFO). On the off chance that the put away check image and the produced check image of the popped word are match then the information word is without mistake and can be moved out from the FIFO, yet in the event that they not coordinate then the information word is not blunder free word.

IX. EXPERIMENTAL RESULTS



Fig.8. FIFO Area – Designer View



Fig.9.FIFO Output

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016



Fig.10. Result Summary

X. CONCLUSION AND FUTURE WORK

In this brief, we have proposed a straightforward SOA-MATS++ test era calculation that can identify run-time lasting issues created in SRAM-based FIFO recollections. The proposed straightforward test is used to perform online and intermittent test of FIFO memory present inside the switches of the NoC. Occasional testing of supports averts collection of flaws furthermore permits test of every area of the cushion. Reenactment results demonstrate that occasional testing of FIFO cradles don't have much impact on the general throughput of the NoC with the exception of when supports are tried too as often as possible. We have additionally proposed an online test system for the directing rationale that is performed all the while with the test of cushions and includes use of the unused fields of the header flutters of the approaching information parcels for test design encoding.

As future work, we might want to change the proposed FIFO testing system that will permit approaching information bundles to the switch under test without intruding on the test. The work in this paper was worried with the examination of Berger code as a method for incorporating a Concurrent Error Detection (CED) plan into a FIFO Queue. Berger code has the point of preference that it can recognize every single unidirectional blunder. The outline of a Self-Checking equipment FIFO Queue utilizing Berger code have been introduced, the Queue is self checking against mistakes influencing the data bits and the check bits.

REFERENCES

[1] W. J. Dally and B. Towles, “Route packets, not wires: On-chip interconnection networks,” in Proc. 38th Annu. Design Autom. Conf., 2001, pp. 684–689.
[2] A. Bondavalli, S. Chiaradonna, F. Di Giandomenico, and F. Grandoni, “Threshold-based mechanisms to discriminate transient from intermittent faults,” IEEE Trans. Comput., vol. 49, no. 3, pp. 230–245, Mar. 2000.
[3] M. Radetzki, C. Feng, X. Zhao, and A. Jantsch, “Methods for fault tolerance in networks-on-chip,” ACM Comput. Surv., vol. 46, no. 1, pp. 1–38, Jul. 2013, Art. ID 8.
[4] S. Ghosh and K. Roy, “Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era,” Proc. IEEE, vol. 98, no. 10, pp. 1718–1751, Oct. 2010.
[5] S. Borri, M. Hage-Hassan, L. Dilillo, P. Girard, S. Pravossoudovitch, and A. Virazel, “Analysis of dynamic faults in embedded-SRAMs: Implications for memory test,” J. Electron. Test., vol. 21, no. 2, pp. 169–179, Apr. 2005.
[6] M. Bushnell and V. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits (Frontiers in Electronic Testing). New York, NY, USA: Springer-Verlag, 2000.
[7] D. Xiang and Y. Zhang, “Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 30, no. 1, pp. 135–147, Jan. 2011.
[8] K. Petersen and J. Oberg, “Toward a scalable test methodology for 2D-mesh network-on-chips,” in Proc. Design, Autom., Test Eur. Conf. Exhibit., Apr. 2007, pp. 1–6.
[9] D. Xiang, “A cost-effective scheme for network-on-chip router and interconnect testing,” in Proc. 22nd Asian Test Symp. (ATS), Nov. 2013, pp. 207–212.
[10] M. Ebrahimi, M. Daneshtalab, J. Plosila, and H. Tenhunen, “Minimal-path fault-tolerant approach using connection-retaining structure in networks-on-chip,” in Proc. 7th IEEE/ACM Int. Symp. Netw. Chip (NoCS), Apr. 2013, pp. 1–8.
[11] Russell, G.; Maamar, AH., "Check bit prediction scheme using Dong's code for concurrent error detection in VLSI processors," Computers and Digital Techniques, lEE Proceedings - , vol. 147, no.6, pp.467-471, Nov 2000.
[12] Hao Dong, "Modified Berger Codes for Detection of Unidirectional Errors", Computers, IEEE Transactions on, voI.C-33, no.6, pp.572-575, June 1984.
[13] Miron Abramovici, Melvin A Breuer, and Arthur D.Friedman, "DIGITAL SYSTEMS TESTING AND TESTABLE DESIGN", 1990,ISBN 0-7803-1062-4, Chapter 13:SELFCHECKING DESIGN, pp.569-587.
[14] Huda Abugharsa, and Ali Maamar," Self Checking Systolic LIFO Stack",7th WSEAS In!. Conf. on Instrumentation, Measurement, Circuits and Systems (IMCAS '08), Hangzhou, China, April 6-8,2008.
[15] Michael D.Ciletti, "Advanced Digital Design with the Verilog HDL", Upper Saddle River, New Jersey, Chapter 9, pp.628-641.

ISSN (Print) : 2320 – 3765
ISSN (Online): 2278 – 8875

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 4, April 2016

BIOGRAPHY

Chaithra V, Department. of Electronics and communication, Reva ITM, Bangalore, Karnataka, India

Nataraj Urs H D (Sr. Asst. Prof.), Department. of Electronics and communication, Reva ITM, Bangalore, Karnataka, India