



Impact of Doping in Gate All Around Nanowire TFET

Praveen C S¹, Ajith Ravindran², Shajimon K John³, Arathy Varghese⁴ and Ancy P Mani⁵

PG Scholar, Dept. of ECE, SAINTGITS College of Engineering, Kottayam, Kerala, India¹

Asst. Professor, Dept. of ECE, SAINTGITS College of Engineering, Kottayam, Kerala, India²

Professor, Dept. of ECE, SAINTGITS College of Engineering, Kottayam, Kerala, India³

PG Scholar, Dept. of ECE, SAINTGITS College of Engineering, Kottayam, Kerala, India⁴

PG Scholar, Dept. of ECE, SAINTGITS College of Engineering, Kottayam, Kerala, India⁵

ABSTRACT: The serious thermal management crisis in next generation digital systems due to power dissipation boom are limited by the reduction of supply voltage. Transistors with lower Subthreshold Slopes (SS) are needed for low power systems. Recent years Tunnel Field Effect Transistors (TFET) are good alternatives for the existing MOSFET to cope up with the continuous scaling down of device dimensions. TFETs have reduced Short Channel Effects (SCE), low OFF current (I_{OFF}) and small SS. Major drawback of TFETs are their considerably low ON current (I_{ON}). The simplest solution to this problem is a Double Gate (DG) instead of a Single Gate (SG) structure, which will provide I_{ON} improvement. A Gate All Around (GAA) structure is the ultimate solution for improvement of I_{OFF} , and I_{ON}/I_{OFF} current ratio due to its excellent gate coupling. In this paper a GAA nanowire TFET with a channel length of 32 nm having high I_{ON}/I_{OFF} ratio is modelled.

KEYWORDS: Steep SS, Band To Band Tunneling, Tunnel FET, Low I_{OFF} , GAA structure.

I. INTRODUCTION

Semiconductor devices are extensively used in all aspects of our life since the invention of the first transistor in early 1960's. The revolution of Complementary Metal Oxide Semiconductor (CMOS) technology has been the heart of electronics industry Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device scaling plays an important role in the rapid development of the semiconductor industry. Device scaling allows for more devices and/or functions to be integrated into a single chip with a given silicon area. The transistor gate length has been reduced from 10 μ m in 1970s to 10 nm in 2015. Co-founder of Intel cooperation, Gordon Moore, made an observation in 1965 which is now known as the "Moore's Law", which states that the number of transistors being integrated into ICs will increase exponentially, doubling every 2 years [1]. The number of transistors in a single IC has increased by more than 6 orders of magnitude over the last 40 years. In order to support the voltage scaling requirement and to reduce the power consumption, new device concepts that can overcome the thermal limit of 60 mV/decade are required.

A device with steeper SS would have its I_{DS} modulated over orders of magnitude with a smaller change in V_{GS} . For the same V_{DD} , a device with a smaller SS would achieve a lower I_{OFF} for a given I_{ON} . Both dynamic power and standby power consumption can thus be reduced. Widely studied steep subthreshold devices FETs whose function is not governed by the drift-diffusion mechanism are, Impact ionization MOS transistor (IMOS), MultigateFET (MuGFET), Feedback FET, Tunnel FETs etc. TFETs are the number one contenders for the throne of MOSFET. The basic structure of a TFET is a gated p-i-n diode, in which carrier injection is by band-to-band tunneling (BTBT) of electrons (for NTFETs) from a degenerate p+ source into the intrinsic channel conduction band, so that high-energy carriers are filtered out by the semiconductor bandgap, thereby achieving steeper SS. For performance improvement a GAA structure is preferred over SGTFETs. GAA nanowire TFET is modeled with a gate/channel length of 32 nm and various source, drain and channel doping concentrations are tried with the virtue of having high I_{ON}/I_{OFF} ratio.

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2015

II. LITERATURE REVIEW

L. Esaki discovered the principle of BTBT in 1957 [2] and the first gated p-i-n structure was proposed in 1978, the interest in the first results on TFETs was limited [3]. There was a rapid change after W. Hansch and I. Eisele et al. started to investigate the TFET in 2000 and in 2004 J. Appenzeller et al. found out that the TFET might provide an useful means to overcome the 60 mV/dec switching limit of the existing MOSFET technology. Various research groups started the extensive study of Tunnel FETs after these successful initial results.

While Appenzeller's results were obtained with carbon-nanotube FETs, the adoption of the operating principle to silicon FETs seems to be more attractive because the mature silicon technology could offer a straight route to industrial application. Therefore, recent experiments focus on silicon and germanium [4]. Furthermore, C. Hu proposed a slightly modified TFET structure, which exploits the vertical electric field to create a tunnel junction. To answer the question how the TFET could overcome the 60 mV/dec switching-limit of the MOSFET, the following section introduces its principle of operation.

TFET structure is similar to MOSFET, but with opposite type doping in Source and Drain. The simplest TFET is a gated P-i-N diode where the source and drain are highly doped with the gate controlling the band-to-band tunneling between the i-channel region and the P+ or N+ region by way of energy band bending in the i-channel region [5]. Fig 2.1 shows an N-type P-i-N structure TFET. The gate induces an N+ channel to form at the surface of the intrinsic channel region in this case and causes a P+/N+ junction to form at the source to channel interface [14].




Fig. 1 P-i-N TFET structure

TFETs make use of BTBT, which occurs as Zener tunnelling, when a p+/n+ junction is under reverse bias, forming a narrow energy barrier and large electric field as shown in Fig 2.2(b). With available electrons in the valence band on the source side and an empty state in the conduction band on the drain side, the electron can tunnel through the barrier resulting in Zener current flow and the ON-state operation of the TFET.




Fig. 2 OFF-state (a) and ON-state (b) energy band diagrams of TFET [6].

To be analogous to the MOSFET, in an NTFET the source is the P-region and acts as the source of electrons. The channel is the gated intrinsic region and the drain is the N-region. This allows for the same voltage conventions to be used as in an NMOSFET [7]. When there is no applied V_{GS} , a wide barrier exists at the source-channel junction, that is ideally the length of the channel, and negligible tunnelling occurs as shown in Fig. 2.2(a). In this state there is also a very large diffusion barrier establishing a low current off-state. When a positive bias is applied, the bands in the

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2015

intrinsic region are pushed down creating a channel that begins to appear N-type [8]. As V_{GS} is further increased the energy barrier is reduced until the tunnelling probability increases to the point where there is a significant current flow as shown in Fig. 2.2(b). Conversely to the NTFET, the source in the PTFET is the N-region which allows injection of holes into the channel. As in the PMOSFET, negative gate and drain voltages are used to turn on PTFET.

III. GATE ALL AROUND TFET

In a good alternative to improve I_{ON} is to achieve better electrostatic coupling by improving the gate-channel geometry using multi-gate devices such as e.g.: the planar double gate [9], FinFET [10], triple gate [11], and a gate-all-around nanowire structure [12], all being fabricated with either bulk or SOI technology. Enhanced tunneling probability and a boom in I_{ON} are the major advantages of GAA structure. In GAA the silicon channel is completely surrounded by metallic gate. With the advancements in CMOS applications, GAA transistors are being considered as promising candidate due to excellent gate to channel coupling, highly integrable in circuit functionality and compatibility with existing CMOS technology. Process integration of TFET with GAA structure will increase on-chip device density and will show good gate controllability. Fig. 3.1 depicts schematics of several device cross sections, viewed in the direction of the current flow: a planar SOIFET, a double-gate finFET, and a GAA Nanowire FET. Vertical GAA silicon nanowire FET is already been fabricated by the nano electronic group at institute of microelectronics, and has shown improved performance compared to planar counterparts [15].




Fig. 3 Progression of device structure from conventional single gate planar device to fully GAA structure.

Surround gate structure allows more channel width per unit area of silicon, which leads to an increase of the drive current per unit area. Moreover, for elimination of sub-surface leakage path between the source and drain, this structure utilizes a very thin body and thereby have better gate control, suspension of SCEs, extremely superior short channel immunity with $SS \sim 60\text{mV/decade}$ of I_{ON} and high I_{ON}/I_{OFF} ratio.




Fig. 4 Schematic diagram of gate all around TFET.

ON current of GAATFET is given by Praveen et. al. [16] as,

$$I_{dt}(V_{GS}, V_{DS}) = a \cdot f \cdot E \cdot V_{tw} \cdot e^{-b/E} \quad (3.1)$$

The parameters a and b are given by,

$$a = \frac{W \cdot T_{CH} \cdot q^3}{8\pi^2 \hbar^2} \sqrt{\frac{2m_r^*}{E_g}} \quad (3.2)$$

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2015

$$b = \frac{4\sqrt{2m_r^* E_g^3}}{3q\hbar} \quad (3.3)$$

Where $m_r^* = (1/m_e^* + 1/m_h^*)^{-1}$ is the reduced effective mass, which is the sum of the reciprocal of the electron, m_e^* , and hole, m_h^* , effective masses. For normalization m_r^* is multiplied by the electron rest mass $m_0 = 9.11 \times 10^{-31}$. E_g is the semiconductor band gap (1.1eV for Si, 0.35eV for InAs, etc.), $\hbar = 1.05 \times 10^{-34}$ is the reduced Planck's constant, T_{CH} is channel thickness and $q = 1.6 \times 10^{-19}$ is elementary charge.

IV. RESULTS AND DISCUSSIONS

A gate all around NTFET with channel length 32 nanometer is modelled with variable source, channel and drain doping. HfO₂ high-k dielectric is used as the gate dielectric with Effective Oxide Thickness (EOT) = 2 nm. Impact of Doping on GAATFET are studied and verified.

4.1 Impact of Source Doping

The source-to-channel doping must be heavy and abrupt to maximize on-current in the TFET. Higher values of draing doping of the order of 10²⁰ etc. are used. Drain Induced Barrier Lowering (DIBL) is defined herein as the shift in gate voltage corresponding to an off-state leakage current of 10 pA/μm induced by a 1-Volt change in drain voltage, in units of mV/V. For high values of Source doping, the device turns ON with point tunneling, which is more susceptible to the influence of the drain bias, because it affects the channel potential. Reverse-bias P/N-junction diode leakage increases with decreasing Source doping, and becomes dominant at low values of Source doping. A lower Source doping, increases the sensitivity of drain current on the drain bias, though with a lower net change in DIBL when compared to a high Source doping.




Fig. 5 Log I_D - V_{GS} plot for source doping 10²⁰ and 10²¹ cm⁻³

Source doping has a direct impact on both ON and OFF currents, heavy doping in the source region and abrupt source-channel doping profile will improve ON current. Applied V_{DS} is 0.1V, V_{GS} is varied from 0V to 1V in steps of 0.1V. I_D - V_{GS} curve for source doping values of 10²⁰ cm⁻³ and 10²¹ cm⁻³ are shown in figure 4.1, improvement of ON current is clear from the graph, but OFF current also showed an increase. So careful selection of doping concentration is required.

4.2 Impact of Drain Doping

Drain doping needs to be carefully designed in order to optimize TFET device performances. When the drain and source doping are equal, the Tunnel FET has undesirable ambipolar characteristics. Thus, lower drain doping is desirable to suppress the ambipolarity and also to reduce the OFF state leakage current.




Fig. 6 Logarithmic plot of BTBT for 3 different drain doping

The plot shows the variation in band to band tunneling rate for drain doping concentrations 10^{18} , 10^{19} ad 10^{20} cm^{-3} . From the graph it is seen that the source side band to band tunneling rate is unaffected by the drain side doping. For a doping concentration of 10^{18} cm^{-3} , the drain side BTBT is negligible during ON condition (blue line in figure 4.2), but when it comes to doping concentration of 10^{19} cm^{-3} , we can see that the drain side BTBT contributing to off current is having a higher value (brown line in figure 4.2). and finally in the case of doping concentration of 10^{20} cm^{-3} , which is equal to source doping, drain side BTBT becomes comparable to source side BTBT (green line in figure 4.2) which calls off for very high OFF current, resulting is ambipolarity.

4.3 Impact of Channel Doping

Generally the body doping of GAA structure TFET is kept lightly doped or undoped which is desirable for immunity against dopant fluctuation effects which give rise to threshold voltage variation. A slightly N doped channel is usually preferred over P doped channels.




Fig. 6 ON and OFF state band diagram for a channel doping of 10^{15} cm^{-3} and 10^{16} cm^{-3}

As TFETs work on the principle of BTBT, like BTBT generation rate; band diagrams can also be used for comparison. It is evident from the band diagrams in figure 4.3 and 4.4 that a large tunneling window is present for an N-type channel with a light doping of 10^{16} . A larger tunneling window undoubtedly yields higher ON current.

4.4 Optimum doping profile of GAATFET

Optimum values of source, drain, and channel doping concentrations are shown in figure 4.5. The optimum values of source, channel, and drain doping are $1 \times 10^{20} \text{ cm}^{-3}$, $1 \times 10^{16} \text{ cm}^{-3}$, and $1 \times 10^{18} \text{ cm}^{-3}$, respectively. The gate metal and oxide are removed intentionally from this diagram for clear visibility of channel doping.




Fig. 7 Optimum doping profile of GAATFET.

For the optimum source, drain, and channel doping, the drain current is plotted against gate voltage as shown in figure 4.7 and logarithmic plot in figure 4.6 and ON current is found to be $8 \times 10^{-5} \text{ A}$ and OFF current is found to be $6 \times 10^{-14} \text{ A}$. I_{ON}/I_{OFF} ratio is calculated to be in the order of 10^9 .




Fig. 8 Normal and Log scale I_D - V_{GS} characteristics of optimum doped GAATFET

V.CONCLUSION

TFETs proved themselves to be the best replacement for existing MOSFET technology due to their reduced leakage current. Along with the ultra low OFF current we are getting very low ON current also. An effective solution includes structural changes; a GAA structure instead of a single gate structure will provide improvement in I_{ON} and also I_{OFF} . A gate all around Tunnel FET is modelled with optimum source channel and drain doping $1 \times 10^{20} \text{cm}^{-3}$, $1 \times 10^{16} \text{cm}^{-3}$ and $1 \times 10^{18} \text{cm}^{-3}$ respectively, for attaining high I_{ON}/I_{OFF} ratio. I_{ON}/I_{OFF} ratio of the order of 10^9 is obtained by doping with the optimum values in the gate all around structure. Fabrication study is much necessary for the best results. Very stringent process requirements and variation control are required in order to fabricate and characterize such devices successfully.

REFERENCES

- [1]. Moore, Gordon E. "Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp. 114 ff." IEEE Solid-State Circuits Newsletter 3, no. 20, pp. 33-35, 2006.
- [2]. L. Esaki, "New Phenomenon in Narrow Germanium p - n Junctions", Physical Review, vol. 109, pp. 603-604, 1958.
- [3]. S. Banerjee, W. Richardson, J. Coleman and A. Chatterjee, "A new three-terminal tunnel device," IEEE Electron Device Letters, vol. 8, pp. 347-349, 1987.
- [4]. K.K. Bhuwarka, J. Schulze, I. Eisele, "Scaling the Vertical Tunnel FET with Tunnel bandgap Modulation and Gate Workfunction Engineering," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 909-917, 2005.
- [5]. W. M. Reddick and G. A. Amaratunga, "Silicon surface tunnel transistor," Applied Physics Letters, vol. 67, no. 4, July 1995, pp. 494-496.
- [6]. Alan Seabaugh, The Tunneling Transistor, IEEE Spectrum, 30 Sep 2013.
- [7]. E. O. Kane, "Theory of Tunneling," Journal of Applied Physics, vol. 32, p.83, 1961.
- [8]. S. M. Sze and K. K. Ng, Physics of Semiconductor Device, 3rd Edition, John Wiley & Sons, Inc., 2007, pp. 422-425.
- [9]. D. Hisamoto, Wen-Chin Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, Tsu-Jae King, J. Bokor, and Chenming Hu, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm", Electron Devices, IEEE Transactions on, vol 47(12), pp. 2320 – 2325, 2000.
- [10]. Xuejue Huang, Wen-Chin Lee, Charles Kuo, D. Hisamoto, Leland Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Yang-Kyu Choi, K. Asano, V. Subramanian, Tsu-Jae King, J. Bokor, and Chenming Hu, "Sub 50-nm FinFET: PMOS", In Electron Devices Meeting, 1999. IEDM Technical Digest. International, pp. 67 –70, 1999.
- [11]. B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Harelend, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, "Tri-gate fully-depleted CMOS transistors: fabrication, design and layout", In VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on, pp. 133 – 134, 2003.
- [12]. J.P. Colinge, M.H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, "Silicon-insulator 'gate-all-around device' ", In Electron Devices Meeting, 1990. IEDM '90. Technical Digest., International, pp. 595 –598, 1990.
- [13]. J. Appenzeller, J. Knoch, M.T. Bjork, H. Riel, H. Schmid and W. Riess, "Towards nanowire electronics," IEEE Trans. On Electron Devices, vol. 55, pp. 2827, 2008.
- [14]. S. Banerjee, W. Richardson, J. Coleman and A. Chatterjee, "A new three-terminal tunnel device," IEEE Electron Device Letters, vol. 8, pp. 347-349, 1987.
- [15]. N Singh, A Agarwal, L .K Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo N. Balasubramanian and D. L. Kwong, " High performance fully depleted silicon nanowire (diameter < 5nm) gate all around CMOS devices", IEEE Electron Device Lett., vol. 27, no. 5, pp. 383-386, 2006.



International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 11, November 2015

- [16]. Praveen C S, Ajith Ravindran and Arathy Varghese. Article: Analysis of GAA Tunnel FET using MATLAB. IJCA Proceedings on International Conference on Emerging Trends in Technology and Applied Sciences ICETTAS 2015(1), pp. 30-35, 2015.

BIOGRAPHY



Mr. Praveen C S

Pursuing M.Tech Degree in VLSI & Embedded Systems from Mathma Gandhi University, Kottayam, India. Received B.Tech. Degree in Electronics and Communication Engineering from Mathma Gandhi University, Kottayam, India, in 2012. His areas of interests include device modeling, low power design of VLSI circuits.



Mr. Ajith Ravindran

Received his B.Tech and M.Tech. Degrees in Electronics and Communication Engineering from Mathma Gandhi University, Kottayam, India, in 2010 and 2012 respectively. He is working as an Assistant Professor in the Department of ECE, Saintgits College of Engineering, Kottayam, since 2012. His current research interests include low-power VLSI systems, and device modeling.



Prof. Shajimon K John

Received his B.Tech degree in Electronics and Communication Engineering from Bharathiyar University and M.Tech. Degrees in Applied Electronics from Anna University, Chennai, India, He has been with the Department of ECE, Saintgits College of Engineering, Kottayam, since 2005. He is currently working there as a Professor. His current research interests include VLSI systems, and Signal processing.



Ms. Arathy Varghese

Pursuing M.Tech Degree in VLSI & Embedded Systems from Mathma Gandhi University, Kottayam, India. Received B.Tech. Degree in Electronics and communication Engineering from Kerala University, Trivandrum, India, in 2013. Her areas of interests include device modeling and Digital design of VLSI circuits.



Ms. Ancy P Mani

Pursuing M.Tech Degree in VLSI & Embedded Systems from Mathma Gandhi University, Kottayam, India. Received B.Tech. Degree in Electronics and communication Engineering from Mathma Gandhi University, Kottayam, India, in 2013. Her areas of interests include device modeling and Digital design of VLSI circuits.