



# **APWM Based Multiple Output ZVS DC/DC Converter**

N.Rajendran, S.P.Vijayaragavan

Assistant Professor, Department of Electrical Engineering, Bharath University, Chennai, Tamil Nadu, India

Assistant Professor, Department of EEE, Bharath University, Chennai, Tamil Nadu, India

**ABSTRACT:** This project presents a new soft-switching dc/dc converter with series-connected transformers to implement the features of ZVS, low voltage stress for MOSFETs. The converter includes two half-bridge circuits connected in series to limit the voltage stress of MOSFETs at one-half of the input voltage. The output sides of four circuits are connected in series and parallel to primary circuit. The proposed multi output converter shows excellent performance in terms of its output regulation from no-load to full-load conditions and its provide multi output capability .

**KEYWORDS:** DC–DC converter, Asymmetrical half-bridge, multi output converter, soft switching.

## **I. INTRODUCTION**

POWER FACTOR corrections (PFCs) have been widely used in modern power converters to compensate the reactive power and eliminate the ac current harmonics at the utility side. For a three-phase 380-V PFC converter or a single-phase PFC converter with wide input voltage range in South Africa or India, the dc bus voltage may be greater than 600 V. Therefore, MOSFETs with 600-V voltage stress and low turn-on resistance cannot be used in the rear dc/dc stage. Although high-voltage MOSFETs such as those with 900-V voltage stress can be used in the rear dc/dc converter, the disadvantages of high voltage MOSFETs are high cost and large turn-on resistance. By using more MOSFETs, split capacitors, the voltage stress of each MOSFET can be reduced to one-half of the dc bus voltage. Therefore, MOSFETs with 600-V voltage stress can be used in the rear dc/dc converter for high-input-voltage was normally adopted to generate four PWM signals for power switches with zero-voltage switching (ZVS) turn-on at the designed load range.[1-4] A isolation transformers are adopted in the secondary side for low or high-voltage applications. Soft-switching techniques [5], [8]–[14] have been developed and proposed for the past 20 years to reduce switching losses and increase circuit efficiency.

This paper presents a new soft-switching dc/dc converter for high-input-voltage applications. The main advantages of the proposed converter are low switching losses, ZVS turn-on, and low voltage stress on MOSFETs. Two capacitors and two half-bridge circuits are connected in series at the high-voltage side to clamp the voltage stress of MOSFETs at one-half of the dc bus voltage. Asymmetric PWM (APWM) is adopted to control four MOSFETs so that the general PWM IC with three isolated gate drives can be used in the proposed circuit. Based on the resonant behavior by the output capacitance of MOSFETs and the resonant inductance, MOSFETs can be turned on at ZVS. Experiments with a 1-kW prototype are presented to verify the effectiveness of the proposed converter.

## **II. CIRCUIT CONFIGURATION**

Fig.1 shows the circuit configuration of the stacked half-bridge ZVS dc/dc converter with low voltage stress on MOSFETs and with fewer circuit components to achieve load current sharing. The input dc bus voltage is obtained from a three-phase 380-V ac utility voltage with a diode rectifier. The normal dc input voltage  $V_{in} = 480\text{--}600$  V. Two input voltage supplies and two half-bridge circuits are connected in series at the high-voltage side to limit the voltage stress of MOSFETs at one-half of the dc bus voltage. Therefore, MOSFETs with 500-V voltage rating can be used in this circuit. The components of circuit 1 include  $V_{in}/2$ ,  $S_1$ ,  $S_2$ ,  $Cr_1$ ,  $Cr_2$ ,  $C_1$ ,  $Lr_1$ ,  $T_1$ ,  $S_5$ ,  $S_6$ , and  $Lo_1$ . Circuit 2 includes the components of  $V_{in}/2$ ,  $S_3$ ,  $S_4$ ,  $Cr_3$ ,  $Cr_4$ ,  $C_3$ ,  $Lr_3$ ,  $T_4$ ,  $S_7$ ,  $S_8$ , and  $Lo_2$ . However, the components of

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

the third circuit include  $V_{in}$  ,  $S1 - S4$  ,  $Cr1 - Cr4$  ,  $C2$  ,  $Lr2$  ,  $T3$  ,  $T4$  ,  $S5 - S8$  ,  $Lo1$  , and  $Lo2$  .  $C_o$  and  $R_o$  denote the output capacitance and load resistance, respectively.  $C1 - C3$  are the dc blocking capacitances.




Fig. 1. Proposed converter .

The dc blocking voltages  $V_{C1} - V_{C3}$  are related to the duty ratio of MOSFETs.  $Cr1 - Cr4$  are the output capacitances of MOSFETs  $S1 - S8$  , respectively.  $Lr1 - Lr3$  are the resonant inductances.  $Lm1 - Lm4$  are the magnetizing inductances of transformers  $T1 - T4$ . The APWM scheme is used to control MOSFETs  $S1 - S4$  .  $S5 - S8$  have the same pwm signal.  $S1$  and  $S4$  have the same PWM signals, and  $S2$  and  $S3$  have the same PWM waveforms. However,  $S1$  and  $S2$  are complementary to each other with a dead time to allow ZVS operation. Therefore, the PWM signals of  $S1 - S4$  can be easily generated by an analog PWM IC and three isolated gate drivers. The voltage stress of  $S1 - S4$  is clamped to  $V_{in} / 2$ . Since the secondary windings of four circuits are connected in series, four output capacitors currents are automatically balanced for high-output-current applications.[5-8]

### III. CIRCUIT OPERATING PRINCIPLE

The theoretical waveforms of the proposed converter in one switching cycle. The duty cycle of  $S1$  and  $S4$  is  $\delta$ , and the duty cycle of  $S2$  and  $S3$  is  $1 - \delta$ . Before the system analysis, the following assumptions are made:

- 1) MOSFETs  $S1 - S4$  and diodes  $S5 - S8$  are ideal;
- 2)  $Lm1 = Lm2 = Lm3 = Lm$  , and  $Lo1 = Lo2 = Lo$  ;  
 $Lm4 = Lm$  ,  $Lr1 = Lr2 = Lr3$
- 3) the turn ratio of transformers  $T1 - T4$  is  
 $n = n_p / n_{s1} = n_p / n_{s2}$  ;
- 4)  $Cr1 = Cr2 = Cr3 = Cr4 = Cr$  and  $C1 = C2 = Cr$  ; and

5) the energy stored in resonant inductors  $C3 = C_c$  is greater than the energy stored in resonant capacitors such that the ZVS turn-on of all switches can be achieved. Based on the ON / OFF states of  $S1 - S8$  , there are four operation modes in one switching cycle. [9-10]

Mode 1 [ $t_0 \leq t < t_1$ ] : During this interval, all switches i.e.  $S1, S2, S3, S4, S5, S6, S7, S8$  turned off.  $c_1, c_2, c_3$  are charged in this mode.  $Lr1, Lr2, Lr3$  are almost constant.  $c_4, c_5, c_6, c_7$  discharged in this time.

Mode 2 [ $t_1 \leq t < t_2$  ; Fig. 3(b)]: At  $t_1$  ]: During this interval, the antiparallel switches of  $S1$  and  $S4$  are conducting at  $t_2$ . Before  $i_{S1}$  and  $i_{S4}$  are positive,  $S1$  and  $S4$  must be turned on to achieve ZVS.  $S2, S3$  and  $S5 - S8$  switches are also on condition capacitors can charge in this mode .at the same time  $Lr1, Lr3$  stores the energy . switches  $s_2, s_3$  turned off.

Mode 3: [ $t_2 \leq t < t_3$ ] ]: During this interval, the antiparallel switches of  $S1$  and  $S4$  are OFF.  $S2, S3$  switches are On condition and  $S5 - S8$  switches are OFF condition, capacitors are discharge in this mode.

Mode 4 [ $t_3 \leq t < t_4$ ] : During this interval, the antiparallel switches of  $S1$  and  $S4$  are ON.  $S2, S3$  switches are OFF condition and  $S5 - S8$  switches are OFF condition, capacitors are discharge in this mode. . This mode ends at  $t_0 + T_s$  when  $S2$  and  $S3$  are turned off. Then, the circuit operations of the proposed converter in one switching cycle are completed.




Fig.(2a)






Fig.(2b)



Fig(2c)



Fig(2d)

## IV. EXPERIMENTAL RESULTS

Experimental results are provided to demonstrate the effectiveness of the proposed converter. The circuit specifications of a laboratory prototype are  $V_{in} = 480\text{--}600\text{ V}$ ,  $V_{o1} = 45\text{ V}$ ,  $V_{o2} = 8.4$ ,  $V_{o3} = 7.8\text{ V}$ ,  $V_{o4} = 13.5\text{ V}$  and  $P_o = 1\text{ kW}$ . The switching frequency  $f_s$  is  $100\text{ kHz}$ . The nominal input voltage  $V_{in, nom}$  is  $540\text{ V}$ . The maximum duty cycle of S1 and S4 is selected as 0.45 for the case of  $V_{in} = 480\text{ V}$  and  $P_o = 1\text{ kW}$ . MOSFETs IRFP460 are used for S1 –S4 . The dc blocking capacitances are  $C1 = C3 = 330\text{ nF}$  and  $C2 = 660\text{ nF}$ . The resonant inductances are  $Lr1 = Lr3 = 18\text{ }\mu\text{H}$  and  $Lr2 = 36\text{ }\mu\text{H}$ . The fast recovery diodes U30D20C are used for D1 –D6 . The turn ratio of transformers T1 – T4 is  $34 : 5 : 5$ . The magnetizing inductance of T1 –T4 is  $870\text{ }\mu\text{H}$ . The output capacitance is  $C_o = 6200\text{ }\mu\text{F}$ . The output inductances are  $L_{o1} = L_{o2} = 46\text{ }\mu\text{H}$ . The measured PWM signals of S1 –S4 at full load and the different input voltages are shown in Fig. 4a. Fig. 4b shows the measured gate voltage, drain voltage, and switch current of switches S1 and S2 at the nominal input voltage  $V_{in} = 540\text{ V}$  and 25%- to 100%-load conditions. The drain voltages  $v_{S1,ds}$  and  $v_{S2,ds}$  have been decreased to zero voltage before switches S1 and S2 are turned on. Thus, S1 and S2 are turned on at ZVS from 25% to 100% load. Since the switches S1 and S4 have the same PWM waveforms and S2 and S3 have the same PWM waveforms, it is clear that S3 and S4 are also turned on at ZVS. Fig. 5 shows the measured waveforms of the gate voltage  $v_{S1,gs}$  and the inductor currents  $i_{Lr1} \text{--} i_{Lr4}$  at full load and the nominal input voltage. When switch S1 is in the ON state, the inductor currents  $i_{Lr1}$  and  $i_{Lr3}$  decrease, and  $i_{Lr2}$  increases. On the other hand, inductor currents  $i_{Lr1}$  and  $i_{Lr3}$  increase and  $i_{Lr2}$  decreases if switch S1 is in the OFF state. Fig. 7 shows the measured waveforms of  $v_{S1,gs}$ ,  $v_{C1}$ ,  $v_{C2}$ , and  $v_{C3}$  at full-load condition. When switch S1 is on, the inductor currents  $i_{Lr1}$  and  $i_{Lr3}$  are negative so that capacitor voltages  $v_{C1}$  and  $v_{C3}$  decrease. However, inductor current  $i_{Lr2}$  is positive so that capacitor voltage  $v_{C2}$  increases. Fig. 8 shows the measured waveforms of  $v_{S1,gs}$ ,  $i_{S5} \text{--} i_{S8}$ ,  $i_{L_{o1}}$ , and  $i_{L_{o2}}$  at full-load condition. The load current  $I_o$  is equally supplied by output capacitors currents  $i_{C_{o1}}$  and  $i_{C_{o4}}$ . [11-13]

## V. SIMULATION RESULTS

A four-stage multiple output voltage of the APWM DC-DC converter for the simulation as shown in Fig.3. MATLAB/SIMULINK is used for simulation. The system is designed based on the the system specifications and the components as mentioned in experimental results. [14-17]




Fig.3. Simulation of proposed converter



# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015



Fig(4a)




Fig.(4b)




Fig.(4c)

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015




Fig.(4d)

Fig.4.(a)Input voltage (b)Switching Waveform.(c)Switch across the voltage for S1.(d) output voltage of the Dc-Dc converter and converter across load.

## VI. CONCLUSION

This project has presented a new dc/dc converter with series connected transformers. The main functions of the proposed converter are as follows: 1) ZVS turn-on for all power switches; and 2) low voltage stress of power switches with a series half-bridge converter. Two split capacitors and two half-bridge converter circuits connected in series were used at the high-voltage side to limit the voltage stress of power switches at one-half of the input voltage. Thus, the MOSFETs can be used in high input voltage applications to achieve high switching frequency, low converter size, and high circuit efficiency.

Three APWM converters were used in the primary side, and the output sides of four circuits are connected in series and parallel to primary circuit. The proposed multi output converter shows excellent performance in terms of its output regulation conditions and its provide multi output capability .

## REFERENCES

1. W. Chen and X. Ruan, "Zero-voltage-switching PWM hybrid full-bridge three-level converter with secondary-voltage clamping scheme," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 644–654, Feb. 2008.
2. H. Ertl, J. W. Kolar, and F. C. Zach, "Analysis of a multilevel multicell switch-mode power amplifier employing the flying-battery concept," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 816–823, Aug. 2002.
3. Subha Palaneeswari M., Abraham Sam Rajan P.M., Silambanan S., Jothimalar, "Blood lead in end-stage renal disease (ESRD) patients who were on maintenance haemodialysis", *Journal of Clinical and Diagnostic Research*, ISSN : 0973 - 709X, 6(10) (2012) pp.1633-1635.
4. Sharmila S., Rebecca L.J., Saduzaman M., "Effect of plant extracts on the treatment of paint industry effluent", *International Journal of Pharma and Bio Sciences*, ISSN : 0975-6299, 4(3) (2013) pp.B678-B686.
5. Jeyanthi Rebecca L., Dhanalakshmi V., Sharmila S., "Effect of the extract of *Ulva* sp on pathogenic microorganisms", *Journal of Chemical and Pharmaceutical Research*, ISSN : 0975 – 7384 , 4(11) (2012) pp.4875-4878.
6. Sharmila D., Saravanan S., "Efficacy of lead on germination growth and morphological studies of Horse Gram (*Dolichos biflorus* Linn)", *Journal of Chemical and Pharmaceutical Research*, ISSN : 0975 – 7384 , 4(11) (2012) pp.4894-4896.
7. Saduzaman M., Sharmila S., Jeyanthi Rebecca L., "Efficacy of leaf extract of *Moringa oleifera* in treating domestic effluent", *Journal of Chemical and Pharmaceutical Research*, ISSN : 0975 – 7384 , 5(2) (2013) pp.139-143.
8. H. Ertl, J. W. Kolar, and F. C. Zach, "A novel multicell DC–AC converter for applications in renewable energy systems," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1048–1057, Oct. 2002.
9. Y. Gu, Z. Lu, L. Hang, Z. Qian, and G. Huang, "Three-level LLC series resonant DC/DC converter," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 781–789, Jul. 2005.



ISSN (Print) : 2320 – 3765  
ISSN (Online): 2278 – 8875

# International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

*(An ISO 3297: 2007 Certified Organization)*

**Vol. 4, Issue 6, June 2015**

10. Y. Jiang, Z. Chen, and J. Pan, "Zero-voltage switching phase shift full bridge step-up converter with integrated magnetic structure," IET Power Electron., vol. 3, no. 5, pp. 732–739, Sep. 2010.
11. B. R. Lin and S. F. Wu, "ZVS resonant converter with series-connected transformers," IEEE Trans. Ind. Electron., vol. 58, no. 8, pp. 3547–3554, Aug. 2011.
12. Lingeswaran, K., "Microcontroller-based MPPT control for standalone PV system with sepic converter", Middle - East Journal of Scientific Research, v-20, i-8, pp:945-950, 2014.
13. Thamarai, P., Karthik, B., Kumaran, E.B., "Optimizing 2:1 MUX for low power design using adiabatic logic", Middle - East Journal of Scientific Research, v-20, i-10, pp:1322-1326, 2014.
14. Jayalakshmi, V., "Wireless sensor network for performance monitoring of electrical machine", Middle - East Journal of Scientific Research, v-20, i-8, pp:996-999, 2014.
15. Prasad, K.S., "A design towards smart batteries", Middle - East Journal of Scientific Research, v-20, i-10, pp:1318-1321, 2014.
16. Vijayaragavan, S.P., Karthik, B., Kiran Kumar, T.V.U., "Privacy conscious screening framework for frequently moving objects", Middle - East Journal of Scientific Research, v-20, i-8, pp:1000-1005, 2014.