

(An ISO 3297: 2007 Certified Organization) Vol. 3, Issue 11, November 2014

# **Tunnel Field Effect Transistors for Ultra Low Power Applications**

S.Nagarajan<sup>1</sup>, R.B.Revathy<sup>2</sup>, K.Madhavipriya<sup>3</sup>

Associate Professor, Department of Electronics and Communication Engineering, SKP Engineering College

Tiruvannamalai, Tamilnadu, India<sup>1</sup>

Assistant Professor, Department of Electronics and Communication Engineering, SKP Engineering College

Tiruvannamalai, Tamilnadu, India<sup>2,3</sup>

**ABSTRACT**: In this Work, the analog performance is analyzed for a double-gate n-type tunnel field-effect transistor (DG n-TFET) with a relatively small body thickness (10 nm), which shows good drain current saturation. In DG n-TFET, to increase the on-current value and to reduce ambipolar nature is done by improving the device parameters such as Transconductanceg<sub>m</sub>and intrinsic gain. The device performance of Hetro Double Gate Double Metal Double Oxide n-TFET is compared with DG n-TFET and it shows better performance in the on-current value, device gain and Transconductance ( $g_m$ )when used for using ultra low power applications. The Device structure and its parameters in Tunnel FET can be validated by using Technology Computer Aided Design (TCAD).

**KEYWORDS:** Analog performance, band-band tunneling (BTBT), Double gate n-TFET (DG n-TFET) complementary TFET (CTFET).

#### **I.INTRODUCTION**

The Subthreshold Swing SSlimit (~ 60 mv/decade at roomtemperature) for a MOSFET having major disadvantage for further scaling its power supply voltage. The TFETs are the gated p-i-n diode and ambipolar device. The changing voltage polarities using same device is used to N-TFET or P-TFET.the basic principle is based on the Band-to-Band tunneling (BTBT) mechanism. The S-limitation is overcome by using DG-nTFET. TFETs are suffered their low on-current and high leakage current, so improve by use of SiGe in source region, a double gate(DG) architecture, a high-k-die-electric, thin silicon body which makes the very attractive in replacing MOSFET for extending Moore's law. To further increasing on-current and reducing off-current using DG-Ntfet structure.In this paper we analyzed the performance of a DG-nTFETcompared with Hetro Double Gate Double Metal Double Oxide n-TFET.

#### **II.DEVICE STRUCTURE ANDSIMULATIONS**



Fig.1.Device Structure for Hetro Double Gate Double Metal Double Oxide n-TFET.

Two-dimensional device simulations are done for theHetro Double Gate Double Metal Double Oxide n-TFET structure using TCAD simulations. The device dimensions are specified by a metallurgical channel length 50nm and the source



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 11, November 2014

to gate length and gate to drain length is 30nm, the equalient oxide thickness of the gate die-electric is 1nm and gate leakage is negligible in this simulation. The source and Drain contacts are made of a luminumand the gate contact is made of a two metals  $M_1$  is using a luminum and  $M_2$  is using Molybdenum. The doping concentration for the source (p type)  $9 \times 10^{19}$  atoms/cm<sup>3</sup> and Drain (ntype) both regions. The intermediate channel region is made of a moderately doped ( $1 \times 10^{17}$  atoms/cm<sup>3</sup>) n type layer. The results presented here are TCAD simulations. Although the use of an abrupt doping profile in the device or an alteration in the model parameters for the BTBT model results in some variation in the simulated current levels. We therefore focus more on the general trends and orders of magnitude rather than on the exact values of the different performance parameters in this paper. The source to gate made up of High-k material and gate to drain made up of low-k material. Source material using InAs and drain and channel are using Silicon. In this paper compare DG n-TFET andHetro Double Gate Double Metal Double Oxide n-TFET.

#### **III. RESULTS AND DISCUSSION**

#### A.OUTPUT CURRENT SATURATION MECHANISM:

The current in a TFET strongly depend upon the drain potential  $V_{DS}$  for its low values. To investigated the good drain current saturation for DG-nTFET.the  $V_{DS}$  small value only take good current saturation by using  $V_{DS}$ =0.2V.The simulated device characteristics for the DG-nTFET structure find out gate drive voltage  $V_{GT}$ = $V_{GS}$ - $V_T$  used further increasing  $V_{DS}$ does not increase  $I_D$ . $V_T$ =0.55V pinch-off voltage=1.0V for  $V_{GT}$ =0.5V that  $V_{GS}$ =1.05V.At low  $V_{DS}$  that gate potential induces an accumulation in the channel, which is populated with electrons supplied by the drain. $V_{DS}$  increased 0.8 to 1.0V electron concentration in the channel rapidly decreases more and pulled back to the drain.



**Fig.2.** (a) I<sub>DS</sub>-V<sub>GS</sub> Characteristics of Existing DG n-TFET and Proposed Hetro Double Gate Double Metal Double Oxide n-TFET.

Fig.2. (a) shows the  $I_{DS}$ - $V_{GS}$  Characteristics of Existing and Hetro Double Gate Double Metal Double Oxide n-TFET. The Existing device to given  $V_{GS}$ =2.0V achieve the drain current is  $5 \times 10^{-7}$  and proposed device matches  $V_{GS}$  given achieving the drain current is  $5.6 \times 10^{-6}$ . So, the proposed device is having the better performance compared to Existing Structure Double Gate n-TFET (DG n-TFET).

For large  $V_{DS}$  lateral electric field from drain can't penetrate. The Drain Induced Barrier Lowering (DIBL) is absent this device. TFET independent of channel length down to about 20nm. The drain current based on the different  $V_{DS}$  values. To give the  $V_{DS}$  to drain region only current flow the device.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 11, November 2014



**Fig.2.** (b).I<sub>DS</sub>-V<sub>DS</sub> Characteristics of Existing DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET.

Fig.2. (b) shows the  $I_{DS}-V_{DS}$  Characteristics of Existing and Hetro Double Gate Double Metal Double Oxide n-TFET. The Existing device to given  $V_{GS}=2.0V$  achieve the drain current is  $2.5 \times 10^{-7}$ , the proposed device coincides  $V_{GS}$  given achieving the drain current is  $3.2 \times 10^{-6}$ . So, the proposed device is having the better performance compared to Structure Double Gate-n-TFET (DG n-TFET). The electron concentration in the TFET is high, so high leakage current is produced reduced this effect using Hetro Double Gate Double Metal Double Oxide n-TFETfor provide effective gate controlcompared DG-nTFET.



Fig.3. Vg Vsgm comparison of DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET.

Fig.3 shows the  $V_gVsg_m$  Characteristics of DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET. The DG n-TFET device to given  $V_{GS}$ =2.0V achieve the Transconductance ( $g_m$ ) is 5.5x10<sup>-6</sup> but proposed device same  $V_{GS}$  given achieving the drain current is 5.8x10<sup>-6</sup>. So, the proposed device is having the better performance compared to Existing Structure Double Gate-n-TFET (DG n-TFET).

#### **B.DEVICE PERFORMANCE FOR ANALOG APPLICATIONS:**

To get higher value of transconductance to drain current ratio  $g_m/I_D$  is obtained reduced gate overdrive voltage  $V_{GT}$ . DG n-TFET is capable of producing higher gain than a DG n-MOSFET the same power level. An intrinsic gain is  $g_m.R_O$ . The DG n-TFET gain is  $10^1$  and Hetro Double Gate Double Metal Double Oxide n-TFET is having  $10^2$ .Gate to source  $C_{gs}$  and gate-to-drain  $C_{gd}$  capacitance at  $V_{DS}=1V$ . Unity gain cut-off frequency is expressed as the  $g_m/2\pi$  ( $C_{gs} + C_{gd}$ ).Low



(An ISO 3297: 2007 Certified Organization)

### Vol. 3, Issue 11, November 2014

value of  $I_D$  is have TFET so improve the  $I_D$  using InAsin the source is expected further improve the analog performance parameters of a TFET.



Fig.4.1. V<sub>GS</sub> Vsf<sub>T</sub> Curve of DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET.

Fig.4.1Shows the  $V_{GS}$  Compared f<sub>T</sub>Characteristics Curve of DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET. The Existing device to given  $V_{GS}$ =1.0V achieve the f<sub>T</sub> is 8GHz butHetro Double Gate Double Metal Double Oxide n-TFET device same  $V_{GS}$  is given achieving the f<sub>T</sub> is10GHz. So, the proposed device is having the better performance compared to Existing Structure Double Gate-n-TFET (DG n-TFET).The parallel combination of output resistance of p- and n-channel devices. Much larger values of output resistance in TFETs due to good output current saturation produce such larger values of voltage gain for the CTFET amplifier shown fig.4.2.



Fig.4.2.Complementry TFET Amplifier Structure

Different parasitic capacitances at the output node of the complementary amplifier configuration as shown in Fig.4.2 are extracted from ac simulation at  $V_0 = V_{DD}/2 = 0.5 V$  to find  $C_{Total} = C_{g1d1} + C_{g2d2} + C_{d1} + C_{d2}$  where  $C_{g1d1}$  is the capacitance between the input gate of the n-channel driver and the output node  $C_{g2d2}$  is the capacitance between the gate of the p-channel load and the output node Cd1 and  $C_{d2}$  are the capacitances between the output node and the ground for the n-channel driver and p-channel load respectively. The gain bandwidth product (GBW) of the amplifier is expressed as GBW =  $g_m/C_{Total}$ . The CTotal and GBW for both CTFET and CMOS amplifiers are plotted as a function of  $V_{Bias}$  in Fig.4.2.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 11, November 2014



Fig.4.3. (a).  $V_{GS}VsC_{gs}Curve$  of DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET.

Fig.4.3.(a) shows the  $V_{GS}VsC_{gs}Curve$  of Existing DG n-TFET and Proposed Hetro Double Gate Metal and Double oxide Double Gate n-TFET.

The DG n-TFET device to given  $V_{GS}$ =2.0V achieve the  $C_{gs}$  is  $1.14 \times 10^{-15}$ , the proposed device same  $V_{GS}$  given achieving the  $C_{gs}$  is  $1.25 \times 10^{-16}$ . So, the proposed device is having the reduced parasitic capacitance value so reduced leakage current and to improve the on current. All the capacitance is extracted from the small signal AC simulations at a frequency of 1MHZ.Cgd decreased means increasing  $V_{DS}$ . For saturation Cgs is constant as expected as the additional cannot affect the tunneling junction.  $g_m$  is high only the tunneling probability is increased.



Fig.4.3. (b).V<sub>GS</sub>VsC<sub>gs</sub>Curve of Existing DG n-TFET and HetroDouble Gate Double Metal Double Oxide n-TFET.

Fig.4.3.(b) shows the  $V_{GS}VsC_{gs}Curve$  of Existing DG n-TFET and Hetro Double Gate Double Metal Double Oxide n-TFET. The Existing device to given  $V_{GS}=2.0V$  achieve the  $C_{gd}$  is  $1.23 \times 10^{-15}$  and proposed device Similar  $V_{GS}$  given achieving the  $C_{gs}$  is  $1.28 \times 10^{-16}$ . So, the proposed device is having the reduced parasitic capacitance value so reduced leakage current and to improve the on current. It may also be seen in Fig.4.2 that the gain increases for increasing  $V_{Bias}$ 



(An ISO 3297: 2007 Certified Organization)

#### Vol. 3, Issue 11, November 2014

for both types of amplifiers. For larger values of  $V_{Bias}$  the current in the p-channel device that biases the n-channel driver decreases.

#### **IV.CONCLUSION**

In this paper, we analyzed the performance of Hetro Double Gate Double Metal Double Oxide n-TFET which provides higher device gain, high on-current, low off-current compared to DG n-TFET. By reducing the parasitic capacitance we can improve the on-current value and device performance. When using InAs as source material, we can improve the oncurrent value (Ion), and thereby reducing the off-current value (Ioff). Hence Hetro Double Gate Double Metal Double Oxide n-TFET can be used for ultra low power applications like sensors and digital circuits.

#### REFERENCES

[1] W. Y. Choi, B.-G.Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," IEEE Electron Device Lett., vol. 28, no. 8, pp. 743-745, Aug. 2007.

[2] K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," IEEE Trans. Electron Devices, vol. 52, no. 5, pp. 909–917, May 2005.

[3] S. H. Kim, H. Kam, C. Hu, and T. J. K. Liu, "Germanium-source tunnelfield effect transistors with record high ION/IOFF," in VLSI Symp. Tech.Dig., Jun. 2009, pp. 178-179.

[4] K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high-κ gate dielectric," IEEE Trans. Electron Devices, vol. 54, no. 7, pp. 1725-1733. Jul. 2007.

[5] M. Schlosser, K. K. Bhuwalka, M. Sauter, T. Zilbauer, T. Sulima, and I. Eisele, "Fringing induced drain current improvement in the tunnel fieldeffect transistor with high- $\kappa$  gate dielectrics," *IEEE Trans. Electron Devices*, vol. 56, no. 1, pp. 100–108, Jan. 2009. [6] E.-H. Toh, G. H. Wang, G. Samudra, and Y.-C. Yeo, "Device physics and design of double gate tunneling field-effect transistor by silicon film

thickness optimization," Appl. Phys. Lett., vol. 90, no. 26, pp. 263 507-1-263 507-3, Jun. 2007.

[7] A. Chattopadhyay and A. Mallik, "Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor," IEEE Trans. Electron Devices, vol. 58, no. 3, pp. 677–683, Mar. 2011.

[8] W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," Appl. Phys. Lett., vol. 67, no. 4, pp. 494–496, Jul. 1995.

[9] K. K. Bhuwalka, S. Sedlmaier, A. Ludsteck, C. Tolksdorf, J. Schulze, and I. Eisele, "Vertical tunnel field-effect transistor," IEEE Trans. ElectronDevices, vol. 51, no. 2, pp. 279-282, Feb. 2004.

[10] Y. Khatami and K. Banerjee, "Steep subthreshold slope n- and p-type tunnel-FET devices for low-power and energy-efficient digital circuits," IEEE Trans. Electron Devices, vol. 56, no. 11, pp. 2752–2761, Nov. 2009.

[11] C. Shen, S.-L.Ong, C.-H.Heng, G. Samudra, and Y.-C.Yeo, "A variational approach to the two-dimensional nonlinear Poisson's equation for the modeling of tunneling transistors," *IEEE Electron Device Lett.*, vol. 29, no. 11, pp. 1252–1255, Nov. 2008. [12] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, "Effective capacitance and drive current for tunnel FET (TFET) CV/I estimation,"

IEEETrans. Electron Devices, vol. 56, no. 9, pp. 2092–2098, Sep. 2009.

[13] Y. Yang, X. Tong, L.-T.Yang, P.-F.Guo, L. Fan, and Y.-C. Yeo, "Tunneling field-effect transistor: Capacitance components and modeling," *IEEEElectron Device Lett.*, vol. 31, no. 7, pp. 752–754, Jul. 2010 [14] A. Mallik and A. Chattopadhyay, "Drain-dependence of tunnel field-effect transistor characteristics: The role of the channel," *IEEE Trans.* 

ElectronDevices, vol. 58, no. 12, pp. 4250-4257, Dec. 2011.

[15] H. G. Virani, R. B. R. Adari, and A. Kottantharavil, "Dual-k spacer device architecture for the improvement of performance of silicon n-channel tunnel FETs," IEEE Trans. Electron Devices, vol. 57, no. 10, pp. 2410-2417, Oct. 2010.

[16] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Atunnel field-effect transistor without gate-drain overlap," Appl. Phys. Lett..

vol. 91, no. 5, pp. 053 102-1-053 102-3, Jul. 2007.

[17] K. Boucart and A.M.Ionescu, "Anewdefinition of threshold voltage in tunnel FETs," Solid State Electron., vol. 52, no. 9, pp. 1318–1323, Sep. 2008.

[18] A. Mallik and A. Chattopadhyay, "The impact of fringing field on the device performance of a P-channel tunnel field-effect transistor with a high-k gate dielectric," IEEE Trans. Electron Devices, vol. 59,no.2,Feb.2012. DOI: 10.1109/TED.2011.2173937.

[19] M. G. Degrauwe, J. Rijmenants, E. A. Vittoz, and H. J. DeMan, "Adaptive biasing CMOS amplifiers," IEEE J. Solid-State Circuits, vol. SSC-17, no. 3, pp. 522-528, Jun. 1982.

[20] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2nd ed. New York: Oxford Univ. Press, 2002.